WO2017067346A1 - 堆叠式倒装芯片封装结构及其制造方法 - Google Patents
堆叠式倒装芯片封装结构及其制造方法 Download PDFInfo
- Publication number
- WO2017067346A1 WO2017067346A1 PCT/CN2016/098772 CN2016098772W WO2017067346A1 WO 2017067346 A1 WO2017067346 A1 WO 2017067346A1 CN 2016098772 W CN2016098772 W CN 2016098772W WO 2017067346 A1 WO2017067346 A1 WO 2017067346A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- pin
- copper bridge
- electrically connected
- holder
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/492—Bases or plates or solder therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Embodiments of the present disclosure relate to microelectronics industry packaging technologies, for example, to a stacked flip chip package structure and method of fabricating the same.
- the current trend in semiconductor package development is moving toward multi-chip modules.
- the number of chips in one semiconductor device is more than one, it is common to arrange a plurality of chips on the same plane, and a plurality of chips are connected to the package substrate through internal wiring.
- the semiconductor device after encapsulation has a large area, and in the plastic packaging process, the traces of the chip may be broken, and the line collapses, which affects the stability of the use of the semiconductor device.
- the present disclosure provides a stacked flip chip package structure and a method of fabricating the same, which realizes reducing the package area, directly connecting the chip signal interface and the pin, and not using the trace.
- an embodiment of the present invention provides a stacked flip chip package structure, including:
- a lead frame a first chip, a copper bridge, a second chip, and a copper bridge frame
- the lead frame comprises a first peripheral frame, and a first chip holder, a first pin, a second pin and a third pin integrally provided with the first peripheral frame;
- the first chip is mounted on the first chip holder in an inverted manner, and a source of the first chip and a soldering surface of the first chip holder are electrically connected, a gate of the first chip and the first Pin connection;
- the copper bridge piece is disposed on the first chip, the solder contact leg of the copper bridge piece is electrically connected to the third pin, and the first surface of the copper bridge piece and the first chip are leaked Extremely electrical connection
- the second chip is mounted upside down on the second side of the copper bridge piece, the source of the second chip is electrically connected to the second side of the copper bridge piece, and the gate and the second chip are electrically connected Said second pin electrical connection;
- the copper bridge frame includes a second peripheral frame, and a second chip holder integrally provided with the second peripheral frame, and a soldering surface of the second chip holder and a drain of the second chip are electrically connected.
- an embodiment of the present invention further provides a method for fabricating a stacked flip chip package structure, including:
- a lead frame including a first peripheral frame, and a first chip holder, a first pin, a second pin, and a third pin integrally disposed with the first peripheral frame;
- the solder contact leg of the copper bridge piece and the third pin are electrically connected, a first side of the copper bridge piece and a drain of the first chip Electrical connection
- the copper bridge frame including a second peripheral frame, and a second chip holder integrally provided with the second peripheral frame, a soldering surface of the second chip holder and The drain of the second chip is electrically connected.
- an embodiment of the present invention further provides a method for fabricating a stacked flip chip package structure, including:
- a lead frame including a first peripheral frame, and a first chip holder, a first pin, a second pin, and a third pin integrally disposed with the first peripheral frame;
- the solder contact leg of the copper bridge piece and the third pin are electrically connected, a first side of the copper bridge piece and a drain of the first chip Electrical connection
- the lead frame, the first chip, the copper bridge piece, the second chip and the copper bridge frame form a stacked structure, and the chip signal interface and the pin are directly connected to solve the problem that the semiconductor device has a large package area and the connection connection is unstable, and the realization is realized. Reduce the package area and improve the stability of use.
- FIG. 1 is a schematic cross-sectional view showing a stacked flip chip package structure according to Embodiment 1 of the present disclosure
- FIG. 2A is an exploded perspective view of a stacked flip chip package structure according to Embodiment 1 of the present disclosure
- FIG. 2B is an exploded perspective view 2 of the stacked flip chip package structure according to the first embodiment of the present disclosure
- 2C is an exploded perspective view 3 of the stacked flip chip package structure in the first embodiment of the present disclosure
- 2D is an exploded perspective view 4 of the stacked flip chip package structure in the first embodiment of the present disclosure
- FIG. 2E is an exploded schematic view 5 of a stacked flip chip package structure according to Embodiment 1 of the present disclosure
- 2F is an exploded schematic view 6 of the stacked flip chip package structure according to the first embodiment of the present disclosure
- FIG. 3 is a schematic flow chart of a method for manufacturing a stacked flip chip package structure according to Embodiment 2 of the present disclosure
- FIG. 4 is a schematic flow chart of a method for manufacturing a stacked flip chip package structure according to Embodiment 2 of the present disclosure
- FIG. 5 is a schematic flow chart of a method for manufacturing a stacked flip chip package structure according to Embodiment 3 of the present disclosure
- FIG. 6A is a schematic exploded view of a stacked flip chip package structure according to Embodiment 3 of the present disclosure.
- 6B is an exploded perspective view 2 of the stacked flip chip package structure in the third embodiment of the present disclosure.
- 6C is an exploded perspective view 3 of the stacked flip chip package structure according to Embodiment 3 of the present disclosure.
- FIG. 1 is a cross-sectional view showing a stacked flip chip package structure according to Embodiment 1 of the present disclosure
- FIGS. 2A to 2F are exploded views of the stacked flip chip package structure.
- the stacked flip chip package structure includes a lead frame 110 , a first chip 120 , a copper bridge 130 , a second chip 140 , and a copper bridge frame 150 .
- the lead frame 110 includes a first peripheral frame 111, and a first chip holder 112, a first pin 113, a second pin 114, and a third pin that are integrally provided with the first peripheral frame 111. 115;
- the first chip 120 is mounted on the first chip holder 112 in an inverted manner, and the source of the first chip 120 and the soldering surface of the first chip holder 112 are electrically connected to each other.
- the gate is electrically connected to the first pin 113;
- the copper bridge 130 is disposed on the first chip 120, and the copper bridge 130 is soldered.
- the contact leg 130a and the third pin 115 are electrically connected, and the first surface of the copper bridge 130 is electrically connected to the drain of the first chip 120;
- the second chip 140 is mounted on the second surface of the copper bridge 130 in an inverted manner, the source of the second chip 140 and the second surface of the copper bridge 140 are electrically connected, and the gate and the second chip of the second chip are electrically connected.
- the two pins 114 are electrically connected;
- the copper bridge frame 150 includes a second peripheral frame 151, and a second chip holder 152 integrally provided with the second peripheral frame 151, the second chip holder 152
- the solder face is electrically connected to the drain of the second chip 140.
- the material of the lead frame 110, the copper bridge 130 and the copper bridge frame 150 is a metal or an alloy.
- the material of the lead frame 110, the copper bridge 130 and the copper bridge frame 150 may be copper, aluminum or copper aluminum. alloy.
- the stacked flip chip package structure further includes: a bonding material 160 .
- the bonding material 160 is used to connect related components and achieve electrical conduction between the interconnected components.
- the bonding material 160 may be silver glue or solder.
- the technical solution of the embodiment solves the problem that the semiconductor device has a large package area by stacking the first chip 120 and the second chip 140, and achieves the effect of reducing the package area.
- FIG. 3 is a schematic diagram of a method for fabricating a stacked flip chip package structure according to Embodiment 2 of the present disclosure. As shown in Figure 3, the following steps are included:
- Step 110 providing a lead frame 110, optionally, see FIG. 2A, wherein the lead frame 110 includes a first peripheral frame 111, and a first chip holder 112 and a first pin integrally disposed with the first peripheral frame 111 113, second pin 114 and third pin 115.
- the first peripheral frame 111 is connected to the first chip holder 112 through at least one connecting leg.
- the upward side of the first chip holder 112 in FIG. 2A is the soldering surface of the first chip holder 112, and the downward side of the first chip holder 112. It is a non-welding surface of the first chip holder 112.
- the soldering surface of the first pin 113 forms a first overlapping area with the first chip 120, and the first chip holder 112 is disposed with a corresponding notch at a position opposite to the first overlapping area.
- Step 120 The first chip 120 is mounted on the first chip holder 112 in an inverted manner.
- the source of the first chip 120 and the soldering surface of the first chip holder 112 are electrically connected.
- the gate of the first chip and the first pin 113 are electrically connected.
- a bonding material is first prepared on the soldering surface of the first chip carrier 112 and the soldering end of the first pin 113, and then the first chip 120 is mounted to realize the soldering surface of the first chip carrier 112 and the source of the first chip 120.
- the gate of the first chip 120 and the first Electrical connection between pins 113 The gate and the source of the first chip 120 are on the downward side of the first chip 120 in FIG. 2B, the gate of the first chip 120 is located on the corner close to the first pin 113, and the drain of the first chip 120 is in the figure. 2B kinds of the first chip 120 on the upward side.
- Step 130 the copper bridge 130 is disposed on the first chip 120.
- the solder contact leg 130a of the copper bridge 130 and the third pin 115 are electrically connected, and the first side of the copper bridge 130 It is electrically connected to the drain of the first chip 120.
- a bonding material is prepared on the soldering end of the drain of the first chip 120 and the second pin 114, and then the copper bridge 130 is mounted to realize the solder contact pin 130a and the third pin 115 of the copper bridge 130, and the copper bridge piece. Electrical connection between the first side of 130 and the drain of first chip 120.
- the first side of the copper bridge piece 130 is the downward side of Figure 2C.
- the solder contact leg 130a of the copper bridge 130 is on a side of the copper bridge 130 adjacent to the third pin 115 and protrudes from the first side of the copper bridge 130 to be electrically connected to the third pin 115.
- Step 140 the second chip 140 is mounted on the second surface of the copper bridge piece 130.
- the source of the second chip 140 and the second surface of the copper bridge piece 140 are electrically connected, and the second The gate of the chip and the second pin 114 are electrically connected.
- a bonding material is first prepared on the second surface of the copper bridge piece 130 and the soldering end of the second pin 114, and then the second chip 140 is mounted to realize the source of the second chip 140 and the second surface of the copper bridge piece 140, An electrical connection between the gate of the second chip 140 and the second pin 114.
- the second side of the copper bridge piece 130 is the upward side of the copper bridge piece 130 in FIG. 2D.
- the source and gate of the second chip 140 are on the lower side of the second chip 140 in FIG. 2D, and the drain of the second chip 140 is on the upward side in FIG. 2D.
- the gate of the second chip 140 is disposed on a corner of the second chip 140 near the second pin 114.
- the second side of the copper bridge piece 140 is the upward side in Figure 2D.
- the second chip 140 has a second overlapping region that overlaps with the second pin 114; the copper bridge 130 has a notch corresponding to the second overlapping region.
- the second pin 114 protrudes from a plane where the first chip holder 112, the first pin 113, and the third pin 115 are located to facilitate electrical connection of the gate of the second chip 140.
- Step 150 mounting the copper bridge frame 150 on the second chip 140.
- the copper bridge frame 150 includes a second peripheral frame 151, and a second chip integrally disposed with the second peripheral frame 151.
- the socket 152, the soldering surface of the second chip carrier 152 and the drain of the second chip 140 are electrically connected.
- a bonding material is first prepared on the drain of the second chip 140, and then the copper bridge frame 150 is mounted to realize electrical connection between the soldering surface of the second chip carrier 152 and the drain of the second chip 140.
- the second peripheral frame 151 and the second chip holder 152 are connected by at least one connecting leg, and the soldering face of the second chip holder 152 is the downward side in FIG. 2E.
- the manufacturing method of the stacked flip chip package structure further includes:
- Step 160 providing a molding body 170, optionally, see FIG. 2F, wherein the molding body 170 is used to cover the first chip 120, the second chip 140, and the copper bridge piece 130, and wrap the first pin 113,
- the second pin 114 and a portion of the third pin 115 are encapsulated in such a manner that at least the non-welding surface of the first chip holder 112 and the non-welding surface of the second chip holder 152 are exposed from the molding body.
- the manufacturing method of the stacked flip chip package structure described above may further include:
- the first peripheral frame 111 and the second peripheral frame 151 are cut away, leaving portions of the plurality of pins exposed outside the molded body 170. A portion in which a plurality of pins are exposed outside the molded body 170 is used for soldering when the semiconductor device is actually used.
- the first chip 120 and the second chip 140 are stacked, and the chip signal interface and the pin are directly connected by means of chip flipping, thereby solving the large packaging area of the semiconductor device and the routing.
- the chip signal interface and the pin are connected, the punching phenomenon occurs, and the problem of poor stability is achieved, the package area is reduced, the punching phenomenon occurring when the wiring is connected is avoided, and the use stability of the semiconductor device is improved.
- the embodiment provides another method for manufacturing a stacked flip chip package structure. As shown in FIG. 5, the method includes the following steps:
- Step 210 providing a lead frame 110.
- the lead frame 110 includes a first peripheral frame 111, and a first chip holder 112, a first pin 113, and the first peripheral frame 111 are integrally disposed.
- Step 220 The first chip 120 is mounted on the first chip holder 112 in an inverted manner.
- the source of the first chip 120 and the soldering surface of the first chip holder 112 are electrically connected.
- the gate of the first chip and the first pin 113 are electrically connected.
- Step 230 the copper bridge 130 is disposed on the first chip 120.
- the solder contact leg 130a of the copper bridge 130 and the third pin 115 are electrically connected, and the first side of the copper bridge 130 It is electrically connected to the drain of the first chip 120.
- Step 240 providing a copper bridge frame 150, optionally, see FIG. 3A, including a second peripheral frame 151, and a second chip holder 152 integrally provided with the second peripheral frame 151.
- the second peripheral frame 151 is connected to the second chip holder 152 via at least one connecting leg.
- the upward side of the second chip holder 152 in FIG. 6A is the soldering surface of the second chip holder 152, and the second side of the second chip holder 152 is downward. It is a non-welding surface of the second chip holder 152.
- Step 250 mounting the second chip 140 on the soldering surface of the second chip holder 152, optionally, 6B, the solder face of the second chip carrier 152 is electrically connected to the drain of the second chip 140.
- the bonding material is first prepared on the soldering surface of the second chip holder 152, and then the second chip 140 is mounted to realize electrical connection between the soldering surface of the second chip holder 152 and the drain of the second chip 140.
- the soldering surface of the second chip carrier 152 is the upward side in FIG. 3B, and the drain of the second chip 140 is on the lower side of the second chip 140 in FIG. 3B.
- Step 260 the second chip 140 is mounted on the second surface of the copper bridge piece 130 in an inverted manner.
- the source of the second chip 140 and the second surface of the copper bridge piece 130 are electrically connected, and the second The gate of chip 140 and second pin 114 are electrically connected.
- the assembled package structure shown in FIG. 3C is the same as the assembled package structure shown in FIG. 2E.
- a bonding material is first prepared on the second surface of the copper bridge piece 130 and the soldering end of the second pin 114, and then the second chip 140 that has been connected to the copper bridge frame 150 is mounted to realize the source and the second chip 140.
- the first peripheral frame 111 and the second peripheral frame 151 are identical in shape, and during the assembly of this step, the plurality of components in the package structure may be aligned by the first peripheral frame 111 and the second peripheral frame 151.
- the lead frame 110, the first chip 120 and the copper bridge 130, and the second chip 140 and the copper bridge frame 150 are respectively connected into one body, and then the two parts are assembled together and passed through the first periphery.
- the frame 111 and the second peripheral frame 151 are aligned to improve the quality of the assembly.
- the above product can perform the method provided by any embodiment of the present disclosure, and has the corresponding functional modules and beneficial effects of the execution method.
- the lead frame, the first chip, the copper bridge, the second chip, and the copper bridge frame form a stacked structure, and the chip signal interface and the pin are directly connected to solve the problem that the semiconductor device has a large package area and the routing
- the problem of unstable connection is achieved by reducing the package area and improving the stability of use.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
一种堆叠式倒装芯片封装结构及其制造方法。堆叠式倒装芯片封装结构,包括:引线框架(110),包括第一外围框架(111),以及与第一外围框架(111)一体设置的第一芯片座(112)、第一管脚(113)、第二管脚(114)和第三管脚(115);第一芯片(120)倒置安装在第一芯片座(112)上;铜桥片(130),设置在第一芯片(120)上;第二芯片(140),倒置安装在铜桥片(130)的第二面上;铜桥框架(150),包括第二外围框架(151)以及与第二外围框架(151)一体设置的第二芯片座(152),第二芯片座(152)的焊接面和第二芯片(140)的漏极电连接。
Description
本公开实施例涉及微电子行业封装技术,例如涉及一种堆叠式倒装芯片封装结构及其制造方法。
当前半导体封装发展的趋势朝着多芯片模块方向发展。当一个半导体器件中的芯片数量多于一个时,通常是将多个芯片设置在同一平面上,而多个芯片都与封装基板通过内部走线完成信号的连接。
因为多芯片平行分布,导致封装后的半导体器件面积较大,而且在塑封过程中,芯片的走线会出现线溃、线塌等冲线现象,影响半导体器件的使用稳定性。
发明内容
本公开提供一种堆叠式倒装芯片封装结构及其制造方法,实现了减小封装面积,芯片信号接口和管脚直接连接,不使用走线。
第一方面,本发明实施例提供了一种堆叠式倒装芯片封装结构,包括:
引线框架、第一芯片、铜桥片、第二芯片、以及铜桥框架;
其中,所述引线框架包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;
所述第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;
所述铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;
所述第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接;
所述铜桥框架包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座,所述第二芯片座的焊接面和所述第二芯片的漏极电连接。
第二方面,本发明实施例还提供了一种堆叠式倒装芯片封装结构的制造方法,包括:
提供一引线框架,包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;
将第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;
将铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;
将第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接;以及
将铜桥框架安装在所述第二芯片上,所述铜桥框架包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座,所述第二芯片座的焊接面和所述第二芯片的漏极电连接。
第三方面,本发明实施例还提供了一种堆叠式倒装芯片封装结构的制造方法,包括:
提供一引线框架,包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;
将第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;
将铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;
提供一铜桥框架,包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座;
将第二芯片安装在所述第二芯片座的焊接面上,所述第二芯片座的焊接面和所述第二芯片的漏极电连接;以及
将所述第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接。
本公开中引线框架、第一芯片、铜桥片、第二芯片和铜桥框架形成堆叠结构,芯片信号接口和管脚直接相连,解决半导体器件封装面积大,走线连接不稳定的问题,实现减小封装面积,提高使用稳定性的效果。
附图概述
图1为本公开实施例一中的堆叠式倒装芯片封装结构的剖面示意图;
图2A为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图一;
图2B为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图二;
图2C为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图三;
图2D为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图四;
图2E为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图五;
图2F为本公开实施例一中堆叠式倒装芯片封装结构的分解示意图六;
图3是本公开实施例二中的一种堆叠式倒装芯片封装结构的制造方法的流程示意图;
图4是本公开实施例二中的又一种堆叠式倒装芯片封装结构的制造方法的流程示意图;
图5是本公开实施例三中的一种堆叠式倒装芯片封装结构的制造方法的流程示意图;
图6A为本公开实施例三中堆叠式倒装芯片封装结构的分解示意图一;
图6B为本公开实施例三中堆叠式倒装芯片封装结构的分解示意图二;
图6C为本公开实施例三中堆叠式倒装芯片封装结构的分解示意图三。
实施方式
下面结合附图和实施例对本公开作详细说明。可以理解的是,此处所描述的实施例仅仅用于解释本公开,而非对本公开的限定。另外还需要说明的是,为了便于描述,附图中仅示出了与本公开相关的部分而非全部结构,在不冲突的情况下,以下实施例中的特征可以任意组合。
实施例一
图1为本公开实施例一提供的一种堆叠式倒装芯片封装结构的剖面示意图,图2A~2F为堆叠式倒装芯片封装结构的分解示意图。如图1所示,该堆叠式倒装芯片封装结构包括:引线框架110、第一芯片120、铜桥片130、第二芯片140和铜桥框架150。
参见图2A,其中引线框架110,包括第一外围框架111,以及与所述第一外围框架111一体设置的第一芯片座112、第一管脚113、第二管脚114和第三管脚115;
参见图2B,其中第一芯片120,倒置安装在所述第一芯片座112上,所述第一芯片120的源极和所述第一芯片座112的焊接面电连接,所述第一芯片的栅极和所述第一管脚113电连接;
参见图2C,其中铜桥片130,设置在第一芯片120上,铜桥片130的焊接
接触脚130a和第三管脚115电连接,铜桥片130的第一面和第一芯片120的漏极电连接;
参见图2D,其中第二芯片140,倒置安装在铜桥片130的第二面上,第二芯片140的源极和铜桥片140的第二面电连接,第二芯片的栅极和第二管脚114电连接;
参见图2E,其中铜桥框架150安装在第二芯片140上,铜桥框架150包括第二外围框架151,以及与第二外围框架151一体设置的第二芯片座152,第二芯片座152的焊接面和第二芯片140的漏极电连接。
可选的,引线框架110、铜桥片130和铜桥框架150的材料为金属或合金,示例的,引线框架110、铜桥片130和铜桥框架150的材料可以为铜、铝或铜铝合金。
可选的,参见图1,该堆叠式倒装芯片封装结构还包括:结合材160。结合材160用于连接相关部件,并实现相互连接的部件之间的电导通,示例的,结合材160可以为银胶或焊锡。
本实施例的技术方案,通过将第一芯片120和第二芯片140堆叠设置,解决了半导体器件封装面积大的问题,达到了减小封装面积的效果。
实施例二
图3为本公开实施例二中提供一种堆叠式倒装芯片封装结构的制造方法。如图3所示,包括如下步骤:
步骤110、提供引线框架110,可选的,参见图2A,其中,引线框架110包括第一外围框架111,以及与所述第一外围框架111一体设置的第一芯片座112、第一管脚113、第二管脚114和第三管脚115。其中,第一外围框架111通过至少一个连接脚和第一芯片座112连接,图2A中第一芯片座112向上的一面为第一芯片座112的焊接面,第一芯片座112向下的一面为第一芯片座112的非焊接面。可选的,第一管脚113的焊接面与第一芯片120形成第一交叠区,而第一芯片座112与第一交叠区相对的位置设置有对应的缺口。
步骤120、将第一芯片120倒置安装在所述第一芯片座112上,可选的,参见图2B,所述第一芯片120的源极和所述第一芯片座112的焊接面电连接,所述第一芯片的栅极和所述第一管脚113电连接。其中,首先在第一芯片座112的焊接面及第一管脚113的焊接端上制备结合材,然后安装第一芯片120,实现第一芯片座112的焊接面和第一芯片120的源极、第一芯片120的栅极和第一
管脚113之间的电连接。第一芯片120的栅极和源极在图2B中第一芯片120向下的一面,第一芯片120的栅极位于靠近第一管脚113的角上,第一芯片120的漏极在图2B种第一芯片120向上的一面。
步骤130、将铜桥片130设置在第一芯片120上,可选的,参见图2C,铜桥片130的焊接接触脚130a和第三管脚115电连接,铜桥片130的第一面和第一芯片120的漏极电连接。其中,首先在第一芯片120漏极及第二管脚114焊接端上制备结合材,然后安装铜桥片130,实现铜桥片130的焊接接触脚130a和第三管脚115、铜桥片130的第一面和第一芯片120的漏极之间的电连接。铜桥片130的第一面为图2C中向下的一面。可选的,铜桥片130的焊接接触脚130a在铜桥片130靠近第三管脚115的一侧,并凸出铜桥片130的第一面,以便与第三管脚115电连接。
步骤140、将第二芯片140倒置安装在铜桥片130的第二面上,可选的,参见图2D,第二芯片140的源极和铜桥片140的第二面电连接,第二芯片的栅极和第二管脚114电连接。其中,首先在铜桥片130的第二面及第二管脚114的焊接端制备结合材,然后安装第二芯片140,实现第二芯片140的源极和铜桥片140的第二面、第二芯片140的栅极和第二管脚114之间的电连接。铜桥片130的第二面为铜桥片130在图2D中向上的一面。第二芯片140的源极和栅极在第二芯片140在图2D中向下的一面上,第二芯片140的漏极在图2D中向上的一面上。第二芯片140的栅极设置在第二芯片140靠近第二管脚114的一角上。铜桥片140的第二面为图2D中向上的一面。可选的,第二芯片140有和第二管脚114形成交叠的第二交叠区;铜桥片130有和第二交叠区对应的缺口。可选的,第二管脚114凸出第一芯片座112、第一管脚113和第三管脚115所在的平面,以便于第二芯片140的栅极电连接。
步骤150、将铜桥框架150安装在第二芯片140上,可选的,参见图2E,其中的铜桥框架150包括第二外围框架151,以及与第二外围框架151一体设置的第二芯片座152,第二芯片座152的焊接面和第二芯片140的漏极电连接。其中,首先在第二芯片140的漏极上制备结合材,然后安装铜桥框架150,实现第二芯片座152的焊接面和第二芯片140的漏极之间的电连接。第二外围框架151和第二芯片座152通过至少一个连接脚相连,第二芯片座152的焊接面为图2E中向下的一面。
可选的,如图4所示,上述堆叠式倒装芯片封装结构的制造方法还包括:
步骤160、提供一塑封体170,可选的,参见图2F,其中的塑封体170用于包覆第一芯片120、第二芯片140和铜桥片130,并包覆第一管脚113、第二管脚114和第三管脚115的一部分,塑封体170的包覆方式至少使第一芯片座112的非焊接面和第二芯片座152的非焊接面均从塑封体中予以外露。
可选的,上述堆叠式倒装芯片封装结构的制造方法还可以是包括:
在步骤160之后,切割掉第一外围框架111和第二外围框架151,保留多个管脚露在塑封体170外的部分。其中多个管脚露在塑封体170外的部分用于半导体器件实际使用时的焊接。
本实施例的技术方案,通过将第一芯片120和第二芯片140堆叠设置,并采用芯片倒装的方式使芯片信号接口和管脚直接相连,解决了半导体器件封装面积大,以及通过走线连接芯片信号接口和管脚时,出现冲线现象,而导致的稳定性差的问题,达到了减小封装面积,避免走线连接时出现的冲线现象,提高了半导体器件使用稳定性的效果。
实施例三
在上述技术方案的基础上,本实施例提供另一种堆叠式倒装芯片封装结构的制造方法,如图5所示,包括以下步骤:
步骤210、提供引线框架110,可选的,参见图2A,引线框架110包括第一外围框架111,以及与所述第一外围框架111一体设置的第一芯片座112、第一管脚113、第二管脚114和第三管脚115。
步骤220、将第一芯片120,倒置安装在所述第一芯片座112上,可选的,参见图2B,所述第一芯片120的源极和所述第一芯片座112的焊接面电连接,所述第一芯片的栅极和所述第一管脚113电连接。
步骤230、将铜桥片130设置在第一芯片120上,可选的,参见图2C,铜桥片130的焊接接触脚130a和第三管脚115电连接,铜桥片130的第一面和第一芯片120的漏极电连接。
步骤240、提供一铜桥框架150,可选的,参见图3A,其中的包括第二外围框架151,以及与所述第二外围框架151一体设置的第二芯片座152。其中,第二外围框架151通过至少一个连接脚和第二芯片座152连接,图6A中第二芯片座152向上的一面为第二芯片座152的焊接面,第二芯片座152向下的一面为第二芯片座152的非焊接面。
步骤250、将第二芯片140安装在第二芯片座152的焊接面上,可选的,参
见图6B,第二芯片座152的焊接面和第二芯片140的漏极电连接。其中,首先在第二芯片座152的焊接面上制备结合材,然后安装第二芯片140,实现第二芯片座152的焊接面和第二芯片140的漏极之间的电连接。第二芯片座152的焊接面为图3B中向上的一面,第二芯片140的漏极在第二芯片140在图3B中向下的一面上。
步骤260、将第二芯片140倒置安装在铜桥片130的第二面上,可选的,参见图6C,第二芯片140的源极和铜桥片130的第二面电连接,第二芯片140的栅极和第二管脚114电连接。图3C所示的装配后的封装结构与图2E中所示的装配后的封装结构是相同的。其中,首先在铜桥片130的第二面和第二管脚114的焊接端上制备结合材,然后安装已经和铜桥框架150连接的第二芯片140,实现第二芯片140的源极和铜桥片130的第二面、第二芯片140的栅极和第二管脚114之间的电连接。可选的,第一外围框架111和第二外围框架151形状相同,在此步骤的装配过程中,可以通过第一外围框架111和第二外围框架151将封装结构中的多个部件对齐。
本实施例的技术方案,分别将引线框架110、第一芯片120和铜桥片130,以及第二芯片140和铜桥框架150连接为一体,然后将两部分装配在一起,并通过第一外围框架111和第二外围框架151对齐,从而提高装配的质量。
上述产品可执行本公开任意实施例所提供的方法,具备执行方法相应的功能模块和有益效果。
注意,上述仅为本公开的可选实施例及所运用技术原理。本领域技术人员会理解,本公开不限于这里所述的特定实施例,对本领域技术人员来说能够进行多种明显的变化、重新调整和替代而不会脱离本公开的保护范围。因此,虽然通过以上实施例对本公开进行了较为详细的说明,但是本公开不仅仅限于以上实施例,在不脱离本公开构思的情况下,还可以包括更多其他等效实施例,而本公开的范围由所附的权利要求范围决定。
本公开实施例中引线框架、第一芯片、铜桥片、第二芯片和铜桥框架形成堆叠结构,芯片信号接口和管脚直接相连,解决半导体器件封装面积大,走线
连接不稳定的问题,实现减小封装面积,提高使用稳定性的效果。
Claims (9)
- 一种堆叠式倒装芯片封装结构,包括:引线框架、第一芯片、铜桥片、第二芯片、以及铜桥框架;其中,所述引线框架包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;所述第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;所述铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;所述第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接;所述铜桥框架包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座,所述第二芯片座的焊接面和所述第二芯片的漏极电连接。
- 根据权利要求1所述的堆叠式倒装芯片封装结构,其中,所述焊接接触脚在所述铜桥片靠近所述第三管脚的一侧,并凸出所述铜桥片的第一面,以便与所述第三管脚电连接。
- 根据权利要求1所述的堆叠式倒装芯片封装结构,其中,所述第一芯片有和所述第一管脚形成交叠的第一交叠区;所述第一芯片座有和所述第一交叠区对应的缺口。
- 根据权利要求1所述的堆叠式倒装芯片封装结构,其中,所述第二芯片有和所述第二管脚形成交叠的第二交叠区;所述铜桥片有和所述第二交叠区对应的缺口。
- 根据权利要求4所获的堆叠式倒装芯片封装结构,其中,所述第二管脚凸出所述第一芯片座、所述第一管脚和所述第三管脚所在的平面,以便于所述第二芯片的栅极电连接。
- 根据权利要求1-5任一所述的堆叠式倒装芯片封装结构,其中,所述第一引线框架与所述第一芯片、所述第一芯片与所述铜桥片、所述铜桥片与所述第二芯片、所述第二芯片与所述铜桥框架、所述铜桥片与所述第三管脚、所述第二芯片和所述第二管脚之间均设置有结合材。
- 根据权利要求1-5任一项所述的堆叠式倒装芯片封装结构,还包括:一塑封体,用于包覆所述第一芯片、所述第二芯片和所述铜桥片,并包覆所述第一管脚、所述第二管脚和所述第三管脚的一部分;且包覆塑封体后,所 述第一芯片座的非焊接面和所述第二芯片座的非焊接面都从塑封体中露出。
- 一种堆叠式倒装芯片封装结构的制造方法,包括:提供一引线框架,包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;将第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;将铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;将第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接;以及将铜桥框架安装在所述第二芯片上,所述铜桥框架包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座,所述第二芯片座的焊接面和所述第二芯片的漏极电连接。
- 一种堆叠式倒装芯片封装结构的制造方法,包括:提供一引线框架,包括第一外围框架,以及与所述第一外围框架一体设置的第一芯片座、第一管脚、第二管脚和第三管脚;将第一芯片倒置安装在所述第一芯片座上,所述第一芯片的源极和所述第一芯片座的焊接面电连接,所述第一芯片的栅极和所述第一管脚电连接;将铜桥片设置在所述第一芯片上,所述铜桥片的焊接接触脚和所述第三管脚电连接,所述铜桥片的第一面和所述第一芯片的漏极电连接;提供一铜桥框架,包括第二外围框架,以及与所述第二外围框架一体设置的第二芯片座;将第二芯片安装在所述第二芯片座的焊接面上,所述第二芯片座的焊接面和所述第二芯片的漏极电连接;以及将所述第二芯片倒置安装在所述铜桥片的第二面上,所述第二芯片的源极和所述铜桥片的第二面电连接,所述第二芯片的栅极和所述第二管脚电连接。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510685513.5A CN105374788A (zh) | 2015-10-20 | 2015-10-20 | 堆叠式倒装芯片封装结构及其制造方法 |
CN201510685513.5 | 2015-10-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2017067346A1 true WO2017067346A1 (zh) | 2017-04-27 |
Family
ID=55376834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/098772 WO2017067346A1 (zh) | 2015-10-20 | 2016-09-12 | 堆叠式倒装芯片封装结构及其制造方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN105374788A (zh) |
WO (1) | WO2017067346A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109166829A (zh) * | 2018-07-20 | 2019-01-08 | 昆山群悦精密模具有限公司 | 整流器引线框架及整流器的生产方法 |
CN112701095A (zh) * | 2020-12-15 | 2021-04-23 | 杰群电子科技(东莞)有限公司 | 一种功率芯片堆叠封装结构 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105374788A (zh) * | 2015-10-20 | 2016-03-02 | 杰群电子科技(东莞)有限公司 | 堆叠式倒装芯片封装结构及其制造方法 |
CN110416093A (zh) * | 2018-04-26 | 2019-11-05 | 珠海格力电器股份有限公司 | 一种半导体器件及其封装方法、集成半导体器件 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102903692A (zh) * | 2011-07-26 | 2013-01-30 | 万国半导体股份有限公司 | 应用双层引线框架的堆叠式功率半导体器件及其制备方法 |
US20140070329A1 (en) * | 2012-09-07 | 2014-03-13 | Fairchild Semiconductor Corporation | Wireless module with active and passive components |
CN104465597A (zh) * | 2014-12-08 | 2015-03-25 | 杰群电子科技(东莞)有限公司 | 一种四面无引脚扁平半导体器件封装结构及封装方法 |
CN104600061A (zh) * | 2014-12-30 | 2015-05-06 | 杰群电子科技(东莞)有限公司 | 一种半导体芯片的堆叠式3d封装结构 |
CN105374788A (zh) * | 2015-10-20 | 2016-03-02 | 杰群电子科技(东莞)有限公司 | 堆叠式倒装芯片封装结构及其制造方法 |
-
2015
- 2015-10-20 CN CN201510685513.5A patent/CN105374788A/zh active Pending
-
2016
- 2016-09-12 WO PCT/CN2016/098772 patent/WO2017067346A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102903692A (zh) * | 2011-07-26 | 2013-01-30 | 万国半导体股份有限公司 | 应用双层引线框架的堆叠式功率半导体器件及其制备方法 |
US20140070329A1 (en) * | 2012-09-07 | 2014-03-13 | Fairchild Semiconductor Corporation | Wireless module with active and passive components |
CN104465597A (zh) * | 2014-12-08 | 2015-03-25 | 杰群电子科技(东莞)有限公司 | 一种四面无引脚扁平半导体器件封装结构及封装方法 |
CN104600061A (zh) * | 2014-12-30 | 2015-05-06 | 杰群电子科技(东莞)有限公司 | 一种半导体芯片的堆叠式3d封装结构 |
CN105374788A (zh) * | 2015-10-20 | 2016-03-02 | 杰群电子科技(东莞)有限公司 | 堆叠式倒装芯片封装结构及其制造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109166829A (zh) * | 2018-07-20 | 2019-01-08 | 昆山群悦精密模具有限公司 | 整流器引线框架及整流器的生产方法 |
CN112701095A (zh) * | 2020-12-15 | 2021-04-23 | 杰群电子科技(东莞)有限公司 | 一种功率芯片堆叠封装结构 |
CN112701095B (zh) * | 2020-12-15 | 2022-10-14 | 杰群电子科技(东莞)有限公司 | 一种功率芯片堆叠封装结构 |
Also Published As
Publication number | Publication date |
---|---|
CN105374788A (zh) | 2016-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI665740B (zh) | 堆疊封裝結構的製造方法 | |
TWI495055B (zh) | 半導體晶片封裝體及其製造方法 | |
US9418940B2 (en) | Structures and methods for stack type semiconductor packaging | |
TWI453831B (zh) | 半導體封裝結構及其製造方法 | |
US8436429B2 (en) | Stacked power semiconductor device using dual lead frame and manufacturing method | |
US9607963B2 (en) | Semiconductor device and fabrication method thereof | |
TWI668826B (zh) | Lead frame, semiconductor device | |
TW201644024A (zh) | 晶片封裝結構及其製造方法 | |
WO2017067346A1 (zh) | 堆叠式倒装芯片封装结构及其制造方法 | |
KR20170086828A (ko) | 메탈범프를 이용한 클립 본딩 반도체 칩 패키지 | |
JP2014220439A (ja) | 半導体装置の製造方法および半導体装置 | |
TW201802956A (zh) | 形成具有導電的互連框的半導體封裝之方法及結構 | |
TW201523816A (zh) | 晶片封裝結構及其製造方法 | |
TW201434121A (zh) | 封裝基板及其製法暨半導體封裝件及其製法 | |
WO2017071418A1 (zh) | 半导体器件及其制造方法 | |
JP2018056369A (ja) | 半導体装置の製造方法 | |
TWI453872B (zh) | 半導體封裝件及其製法 | |
KR20160085672A (ko) | 초음파 용접을 이용한 반도체 패키지 및 제조 방법 | |
KR20140045461A (ko) | 집적회로 패키지 | |
KR101742896B1 (ko) | 스택 다이 패키지의 제조 방법 | |
TWI637536B (zh) | 電子封裝結構及其製法 | |
TWI556364B (zh) | 晶片封裝結構及其製作方法 | |
TW201306206A (zh) | 應用雙層引線框架的堆疊式功率半導體裝置及其製備方法 | |
JP2011165793A (ja) | 半導体装置及びその製造方法、並びに電子装置 | |
TWM589900U (zh) | 具有外凸微型引腳的半導體封裝元件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16856779 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16856779 Country of ref document: EP Kind code of ref document: A1 |