US9607963B2 - Semiconductor device and fabrication method thereof - Google Patents

Semiconductor device and fabrication method thereof Download PDF

Info

Publication number
US9607963B2
US9607963B2 US14/258,361 US201414258361A US9607963B2 US 9607963 B2 US9607963 B2 US 9607963B2 US 201414258361 A US201414258361 A US 201414258361A US 9607963 B2 US9607963 B2 US 9607963B2
Authority
US
United States
Prior art keywords
conductive
pads
openings
substrate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/258,361
Other versions
US20150014848A1 (en
Inventor
Chang-Fu Lin
Chin-Tsai Yao
Ming-Chin Chuang
Fu-Tang HUANG
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Assigned to SILICONWARE PRECISION INDUSTRIES CO., LTD. reassignment SILICONWARE PRECISION INDUSTRIES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHUANG, MING-CHIN, HUANG, FU-TANG, LIN, CHANG-FU, YAO, CHIN-TSAI
Publication of US20150014848A1 publication Critical patent/US20150014848A1/en
Application granted granted Critical
Publication of US9607963B2 publication Critical patent/US9607963B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1601—Structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/17104—Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106—Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00012—Relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking
    • H01L2924/35121—Peeling or delaminating

Definitions

  • the present invention relates to semiconductor devices and fabrication methods thereof, and more particularly, to a semiconductor device and a fabrication method thereof for increasing the product yield.
  • FIG. 1A is a schematic cross-sectional view of a conventional semiconductor device.
  • FIG. 1B is a schematic top view of the semiconductor device along a line AA of FIG. 1A .
  • the semiconductor device 1 has a substrate 11 , a semiconductor chip 12 , a plurality of conductive bumps 13 and a solder material 14 connecting the substrate 11 and the semiconductor chip 12 , and an encapsulant 15 formed between the substrate 11 and the semiconductor chip 12 for encapsulating the semiconductor chip 12 , the conductive bumps 13 and the solder material 14 .
  • the substrate 11 has a substrate body 111 and a plurality of copper pads 112 and a solder mask layer 113 sequentially formed on the substrate body 111 .
  • the solder mask layer 113 has a plurality of openings 114 for exposing the copper pads 112 .
  • the semiconductor chip 12 has a plurality of bonding pads 121 and a dielectric layer 122 formed on a surface 120 thereof.
  • a plurality of openings 125 are formed in the dielectric layer 122 for exposing the bonding pads 121 and a UBM (Under Bump Metallurgy) layer 123 is further formed on the bonding pads 121 in the openings 125 of the dielectric layer 122 .
  • an insulating layer 124 is formed on the dielectric layer 122 .
  • the conductive bumps 13 are formed on the UBM layer 123 , and the solder material 14 is formed between the conductive bumps 13 and the copper pads 112 in the openings 114 of the solder mask layer 113 .
  • the present invention provides a semiconductor device, which comprises: a substrate having a substrate body and a plurality of conductive pads formed on the substrate body, wherein each of the conductive pads has at least an opening formed in a first surface thereof; a semiconductor component having a plurality of bonding pads; a plurality of conductive elements formed between the bonding pads and the conductive pads and in the openings of the conductive pads; and an encapsulant formed between the substrate and the semiconductor component and encapsulating the conductive elements.
  • the present invention further provides a fabrication method of a semiconductor device, which comprises the steps of: providing a substrate having a substrate body and a plurality of conductive pads formed on the substrate body, wherein each of the conductive pads has at least an opening formed in a first surface thereof; providing a semiconductor component having a plurality of bonding pads; forming a plurality of conductive elements between the bonding pads and the conductive pads and in the openings of the conductive pads; and forming between the substrate and the semiconductor component an encapsulant that encapsulates the conductive elements.
  • a solder mask layer is further formed on the substrate body and the conductive pads and has a plurality of openings for exposing the openings of the conductive pads.
  • each of the conductive pads further has a second surface opposite to the first surface and the opening of the conductive pad penetrates the first and second surfaces of the conductive pad for exposing a portion of the substrate body, thus allowing the corresponding conductive element to be formed on side walls of the opening and on the exposed portion of the substrate body.
  • the conductive pads can be copper pads.
  • At least two bonding pads of the semiconductor component are bonded through the conductive elements to a same conductive pad of the substrate that has openings corresponding to the at least two bonding pads.
  • the bonding pads of the semiconductor component are bonded through the conductive elements to different conductive pads of the substrate that have openings corresponding to the bonding pads
  • the openings of the conductive pads can have a rectangular shape, a circular shape, a ⁇ shape or a Y shape.
  • Each of the conductive elements can have a conductive body formed on the corresponding bonding pad and a solder material formed between the conductive body and the corresponding conductive pad and in the opening of the conductive pad.
  • the conductive body can be a conductive bump or a copper post.
  • the conductive elements formed between the bonding pads of the semiconductor component and the conductive pads of the substrate for connecting the bonding pads and the conductive pads are further formed in the openings of the conductive pads to come into contact with the side surfaces of the openings and the exposed portions of the substrate body, thereby increasing the contact area between the conductive elements and the conductive pads as well as the substrate body and consequently strengthening the bonding between the conductive elements and the conductive pads and overcoming the conventional drawback of delamination.
  • the present invention reduces the height and volume of the semiconductor device and the use of the encapsulant. Therefore, the semiconductor device of the present invention has reduced size and cost and increased product yield.
  • FIG. 1A is a schematic cross-sectional view of a conventional semiconductor device
  • FIG. 1B is a schematic top view of the semiconductor device along a line AA of FIG. 1A ;
  • FIGS. 2A to 2C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a first embodiment of the present invention, wherein FIG. 2A ′ is schematic top view of FIG. 2A ;
  • FIGS. 3A to 3C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a second embodiment of the present invention, wherein FIG. 3A ′ is schematic top view of FIG. 3A ; and
  • FIGS. 4A and 4B are schematic top views showing various embodiments of the conductive pads of the substrate according to the present invention.
  • FIGS. 2A to 2C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a first embodiment of the present invention.
  • FIG. 2A ′ is a schematic top view of FIG. 2A .
  • a substrate 21 is provided.
  • the substrate 21 has a substrate body 211 and a plurality of conductive pads 212 formed on the substrate body 211 .
  • Each of the conductive pads 212 has a first surface 212 a and a second surface 212 b opposite to the first surface 212 a and at least an opening 214 formed in the first surface 212 a.
  • each of the conductive pads 212 can have two rectangular-shaped openings 214 formed therein. In another embodiment, each of the conductive pads 212 can have a single rectangular-shaped opening 214 formed therein. In other embodiments, the opening 214 can have a circular shape, a ⁇ shape, a Y shape and so on.
  • the conductive pads 212 can be copper pads.
  • a solder mask layer 213 is formed on the substrate body 211 and the conductive pads 212 and has a plurality of openings 216 for exposing the openings 214 of the conductive pads 212 .
  • the openings 214 penetrate the first surfaces 212 a and the second surfaces 212 b of the conductive pads 212 so as to expose portions of the substrate body 211 and side surfaces of the conductive pads 212 . In another embodiment, the openings 214 do not penetrate the second surfaces 212 b of the conductive pads 212 and hence do not expose the substrate body 211 .
  • a semiconductor component 22 is provided, which has a plurality of bonding pads 221 formed on a surface 220 thereof.
  • the semiconductor component 22 can be a semiconductor chip or a semiconductor package.
  • a plurality of conductive elements 23 are formed on the bonding pads 221 of the semiconductor component 22 corresponding to the openings 214 of the conductive pads 212 .
  • a dielectric layer 222 is formed on the surface 220 of the semiconductor component 22 and the bonding pads 221 and has a plurality of openings 225 for exposing the bonding pads 221 , an UBM layer 223 is formed on the bonding pads 221 in the openings 225 of the dielectric layer 222 , and an insulating layer 224 is formed on the dielectric layer 222 .
  • the conductive elements 23 are formed on the UBM layer 223 .
  • the conductive elements 23 are disposed on the first surfaces 212 a of the conductive pads 212 exposed from the solder mask layer 213 and in the openings 214 of the conductive pads 212 . Then, a reflow process is performed to cause the conductive elements 23 to flow into and fill the openings 214 of the conductive pads 212 . As such, the conductive elements 23 are formed between the bonding pads 221 (or the UBM layer 223 ) and the first surfaces 212 a of the conductive pads 212 , in the openings 214 and on the side walls 215 of the openings 214 and on the exposed portions of the substrate body 211 .
  • an encapsulant 24 is formed between the solder mask layer 213 of the substrate 21 and the insulating layer 224 of the semiconductor component 22 for encapsulating the conductive element 23 .
  • At least two bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to a same conductive pad 212 of the substrate 21 , as shown in FIGS. 2A to 2C .
  • the bonding pads 221 of the semiconductor component 22 can be bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21 .
  • Each of the conductive elements 23 has a conductive body 231 formed on the corresponding bonding pad 221 or the UBM layer 223 , and a solder material 232 formed between the conductive body 231 and the first surface 212 a of the corresponding conductive pad 212 , in the opening 214 of the conductive pad 212 and on the sidewalls 215 of the opening 214 and on the exposed portion of the substrate body 211 .
  • the conductive body 231 can be a conductive bump or a copper post.
  • the present invention further provides a semiconductor device 2 .
  • the semiconductor device 2 has: a substrate 21 , a semiconductor component 22 , a plurality of conductive elements 23 connecting the semiconductor component 22 and the substrate 21 , and an encapsulant 24 encapsulating the conductive elements 23 .
  • the substrate 21 has a substrate body 211 and a plurality of conductive pads 212 formed on the substrate body 211 .
  • Each of the conductive pads 212 has a first surface 212 a and a second surface 212 b opposite to the first surface 212 a and at least an opening 214 formed in the first surface 212 a .
  • the opening 214 can penetrate the first surface 212 a and the second surface 212 b of the conductive pad 212 to expose a portion of the substrate body 211 .
  • the conductive pad 212 can be a copper pad.
  • a solder mask layer 213 can be formed on the substrate 21 and have a plurality of openings 216 for exposing the openings 214 of the conductive pads 212 .
  • the openings 214 can have a rectangular shape, a ⁇ shape, a Y shape and so on.
  • each of the conductive pads 212 has two rectangular-shaped openings 214 formed therein.
  • the semiconductor component 22 has a plurality of bonding pads 221 formed on a surface 220 thereof. Further, a dielectric layer 222 can be formed on the surface 220 and the bonding pads 221 and has a plurality of openings 225 for exposing the bonding pads 221 . Furthermore, a UBM layer 223 can be formed on the bonding pads 221 in the openings 225 of the dielectric layer 222 , and an insulating layer 224 can be formed on the dielectric layer 222 .
  • the semiconductor component 22 can be a semiconductor chip or a semiconductor package.
  • At least two bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to a same conductive pad 212 of the substrate 21 .
  • the bonding pads 221 of the semiconductor component 22 can be bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21 .
  • the conductive elements 23 are formed between the bonding pads 221 (or the UBM layer 223 ) and the first surfaces 212 a of the conductive pads 212 , in the openings 214 of the conductive pads 212 and on the side walls 215 of the openings 214 and on the substrate body 211 .
  • Each of the conductive elements 23 can have a conductive body 231 formed on the corresponding bonding pad 221 or the UBM layer 223 and a solder material 232 formed between the conductive body 231 and the corresponding conductive pad 212 and in the opening 214 of the conductive pad 212 .
  • the conductive body 231 can be a conductive bump or a copper post.
  • the encapsulant 24 is formed between the substrate 21 and the semiconductor component 22 for encapsulating the substrate 21 , the semiconductor component 22 and the conductive elements 23 .
  • FIGS. 3A to 3C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a second embodiment of the present invention.
  • FIG. 3A ′ is a schematic top view of FIG. 3A .
  • the difference of the present embodiment from the first embodiment is described as follows.
  • the substrate 21 has a plurality of conductive pads 212 and each of the conductive pads 212 of the substrate 21 has a circular-shaped opening 214 that does not penetrate the second surface 212 b of the conductive pad 212 . As such, a bottom portion 217 of the opening 214 is exposed.
  • the semiconductor component 22 has a plurality of bonding pads 221 corresponding to the conductive pads 212 , respectively.
  • Each of the bonding pads 221 has a conductive element 23 formed thereon.
  • the bonding pads 221 are bonded to the respective conductive pads 212 through the conductive elements 23 .
  • the present invention provides another semiconductor device 2 ′.
  • the semiconductor device 2 ′ differs from the semiconductor device 2 of the first embodiment in that the openings 214 have a circular shape and do not penetrate the second surfaces 212 b of the conductive pads 212 and therefore do not expose the substrate body 211 , and the bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21 instead of to a same conductive pad 212 as shown in FIGS. 2A to 2C .
  • FIGS. 4A and 4B are schematic top views showing various embodiments of the conductive pads of the substrate according to the present invention.
  • the openings 216 can have a ⁇ shape.
  • the openings 216 can have a Y shape. But it should be noted that the openings are not limited to the above-described shapes.
  • the conductive elements formed between the bonding pads of the semiconductor component and the conductive pads of the substrate for connecting the bonding pads and the conductive pads are further formed in the openings of the conductive pads to come into contact with the side surfaces of the openings and the exposed portions of the substrate body, thereby increasing the contact area between the conductive elements and the conductive pads as well as the substrate body and consequently strengthening the bonding between the conductive elements and the conductive pads and overcoming the conventional drawback of delamination.
  • the present invention reduces the height and volume of the semiconductor device and the use of the encapsulant. Therefore, the semiconductor device according to the present invention has reduced size and cost and increased product yield.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A semiconductor device is disclosed, which includes: a substrate having a substrate body and a plurality of conductive pads formed on the substrate body, wherein each of the conductive pads has at least an opening formed in a first surface thereof; a semiconductor component having a plurality of bonding pads; a plurality of conductive elements formed between the bonding pads and the conductive pads and in the openings of the conductive pads; and an encapsulant formed between the substrate and the semiconductor component for encapsulating the conductive elements, thereby strengthening the bonding between the conductive elements and the conductive pads and consequently increasing the product yield.

Description

CROSS-REFERENCES TO RELATED APPLICATIONS
This application claims under 35 U.S.C. §119(a) the benefit of Taiwanese Application No. 102124670, filed Jul. 10, 2013, the entire contents of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor devices and fabrication methods thereof, and more particularly, to a semiconductor device and a fabrication method thereof for increasing the product yield.
2. Description of Related Art
Along with the rapid development of semiconductor technologies, semiconductor devices have been developed toward the trend of small size and high yield so as to meet the miniaturization requirement of electronic products.
FIG. 1A is a schematic cross-sectional view of a conventional semiconductor device. FIG. 1B is a schematic top view of the semiconductor device along a line AA of FIG. 1A. Referring to FIGS. 1A and 1B, the semiconductor device 1 has a substrate 11, a semiconductor chip 12, a plurality of conductive bumps 13 and a solder material 14 connecting the substrate 11 and the semiconductor chip 12, and an encapsulant 15 formed between the substrate 11 and the semiconductor chip 12 for encapsulating the semiconductor chip 12, the conductive bumps 13 and the solder material 14.
The substrate 11 has a substrate body 111 and a plurality of copper pads 112 and a solder mask layer 113 sequentially formed on the substrate body 111. The solder mask layer 113 has a plurality of openings 114 for exposing the copper pads 112. The semiconductor chip 12 has a plurality of bonding pads 121 and a dielectric layer 122 formed on a surface 120 thereof. A plurality of openings 125 are formed in the dielectric layer 122 for exposing the bonding pads 121 and a UBM (Under Bump Metallurgy) layer 123 is further formed on the bonding pads 121 in the openings 125 of the dielectric layer 122. Furthermore, an insulating layer 124 is formed on the dielectric layer 122.
The conductive bumps 13 are formed on the UBM layer 123, and the solder material 14 is formed between the conductive bumps 13 and the copper pads 112 in the openings 114 of the solder mask layer 113.
However, in the above-described semiconductor device 1, delamination easily occurs at interfaces 16 between the copper pads 112 and the solder material 14 due to poor bonding therebetween. As such, the product yield is reduced.
Therefore, there is a need to provide a semiconductor device and a fabrication method thereof so as to overcome the above-described drawbacks.
SUMMARY OF THE INVENTION
In view of the above-described drawbacks, the present invention provides a semiconductor device, which comprises: a substrate having a substrate body and a plurality of conductive pads formed on the substrate body, wherein each of the conductive pads has at least an opening formed in a first surface thereof; a semiconductor component having a plurality of bonding pads; a plurality of conductive elements formed between the bonding pads and the conductive pads and in the openings of the conductive pads; and an encapsulant formed between the substrate and the semiconductor component and encapsulating the conductive elements.
The present invention further provides a fabrication method of a semiconductor device, which comprises the steps of: providing a substrate having a substrate body and a plurality of conductive pads formed on the substrate body, wherein each of the conductive pads has at least an opening formed in a first surface thereof; providing a semiconductor component having a plurality of bonding pads; forming a plurality of conductive elements between the bonding pads and the conductive pads and in the openings of the conductive pads; and forming between the substrate and the semiconductor component an encapsulant that encapsulates the conductive elements.
In an embodiment, a solder mask layer is further formed on the substrate body and the conductive pads and has a plurality of openings for exposing the openings of the conductive pads.
In an embodiment, each of the conductive pads further has a second surface opposite to the first surface and the opening of the conductive pad penetrates the first and second surfaces of the conductive pad for exposing a portion of the substrate body, thus allowing the corresponding conductive element to be formed on side walls of the opening and on the exposed portion of the substrate body. The conductive pads can be copper pads.
In an embodiment, at least two bonding pads of the semiconductor component are bonded through the conductive elements to a same conductive pad of the substrate that has openings corresponding to the at least two bonding pads. In another embodiment, the bonding pads of the semiconductor component are bonded through the conductive elements to different conductive pads of the substrate that have openings corresponding to the bonding pads
The openings of the conductive pads can have a rectangular shape, a circular shape, a θ shape or a Y shape.
Each of the conductive elements can have a conductive body formed on the corresponding bonding pad and a solder material formed between the conductive body and the corresponding conductive pad and in the opening of the conductive pad. The conductive body can be a conductive bump or a copper post.
According to the present invention, the conductive elements formed between the bonding pads of the semiconductor component and the conductive pads of the substrate for connecting the bonding pads and the conductive pads are further formed in the openings of the conductive pads to come into contact with the side surfaces of the openings and the exposed portions of the substrate body, thereby increasing the contact area between the conductive elements and the conductive pads as well as the substrate body and consequently strengthening the bonding between the conductive elements and the conductive pads and overcoming the conventional drawback of delamination. Further, the present invention reduces the height and volume of the semiconductor device and the use of the encapsulant. Therefore, the semiconductor device of the present invention has reduced size and cost and increased product yield.
BRIEF DESCRIPTION OF DRAWINGS
FIG. 1A is a schematic cross-sectional view of a conventional semiconductor device;
FIG. 1B is a schematic top view of the semiconductor device along a line AA of FIG. 1A;
FIGS. 2A to 2C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a first embodiment of the present invention, wherein FIG. 2A′ is schematic top view of FIG. 2A;
FIGS. 3A to 3C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a second embodiment of the present invention, wherein FIG. 3A′ is schematic top view of FIG. 3A; and
FIGS. 4A and 4B are schematic top views showing various embodiments of the conductive pads of the substrate according to the present invention.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
The following illustrative embodiments are provided to illustrate the disclosure of the present invention, these and other advantages and effects can be apparent to those in the art after reading this specification.
It should be noted that all the drawings are not intended to limit the present invention. Various modifications and variations can be made without departing from the spirit of the present invention. Further, terms such as “first”, “second”, “on”, “a” etc. are merely for illustrative purposes and should not be construed to limit the scope of the present invention.
FIGS. 2A to 2C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a first embodiment of the present invention. Therein, FIG. 2A′ is a schematic top view of FIG. 2A.
Referring to FIGS. 2A and 2A′, a substrate 21 is provided. The substrate 21 has a substrate body 211 and a plurality of conductive pads 212 formed on the substrate body 211. Each of the conductive pads 212 has a first surface 212 a and a second surface 212 b opposite to the first surface 212 a and at least an opening 214 formed in the first surface 212 a.
In an embodiment, each of the conductive pads 212 can have two rectangular-shaped openings 214 formed therein. In another embodiment, each of the conductive pads 212 can have a single rectangular-shaped opening 214 formed therein. In other embodiments, the opening 214 can have a circular shape, a θ shape, a Y shape and so on. The conductive pads 212 can be copper pads.
Further, a solder mask layer 213 is formed on the substrate body 211 and the conductive pads 212 and has a plurality of openings 216 for exposing the openings 214 of the conductive pads 212.
The openings 214 penetrate the first surfaces 212 a and the second surfaces 212 b of the conductive pads 212 so as to expose portions of the substrate body 211 and side surfaces of the conductive pads 212. In another embodiment, the openings 214 do not penetrate the second surfaces 212 b of the conductive pads 212 and hence do not expose the substrate body 211.
Referring to FIG. 2B, a semiconductor component 22 is provided, which has a plurality of bonding pads 221 formed on a surface 220 thereof. The semiconductor component 22 can be a semiconductor chip or a semiconductor package.
Then, a plurality of conductive elements 23 are formed on the bonding pads 221 of the semiconductor component 22 corresponding to the openings 214 of the conductive pads 212.
In an embodiment, a dielectric layer 222 is formed on the surface 220 of the semiconductor component 22 and the bonding pads 221 and has a plurality of openings 225 for exposing the bonding pads 221, an UBM layer 223 is formed on the bonding pads 221 in the openings 225 of the dielectric layer 222, and an insulating layer 224 is formed on the dielectric layer 222. As such, the conductive elements 23 are formed on the UBM layer 223.
Referring to FIG. 2C, the conductive elements 23 are disposed on the first surfaces 212 a of the conductive pads 212 exposed from the solder mask layer 213 and in the openings 214 of the conductive pads 212. Then, a reflow process is performed to cause the conductive elements 23 to flow into and fill the openings 214 of the conductive pads 212. As such, the conductive elements 23 are formed between the bonding pads 221 (or the UBM layer 223) and the first surfaces 212 a of the conductive pads 212, in the openings 214 and on the side walls 215 of the openings 214 and on the exposed portions of the substrate body 211.
Thereafter, an encapsulant 24 is formed between the solder mask layer 213 of the substrate 21 and the insulating layer 224 of the semiconductor component 22 for encapsulating the conductive element 23.
In an embodiment, at least two bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to a same conductive pad 212 of the substrate 21, as shown in FIGS. 2A to 2C. In another embodiment, the bonding pads 221 of the semiconductor component 22 can be bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21.
Each of the conductive elements 23 has a conductive body 231 formed on the corresponding bonding pad 221 or the UBM layer 223, and a solder material 232 formed between the conductive body 231 and the first surface 212 a of the corresponding conductive pad 212, in the opening 214 of the conductive pad 212 and on the sidewalls 215 of the opening 214 and on the exposed portion of the substrate body 211. The conductive body 231 can be a conductive bump or a copper post.
Referring to FIG. 2C, the present invention further provides a semiconductor device 2. The semiconductor device 2 has: a substrate 21, a semiconductor component 22, a plurality of conductive elements 23 connecting the semiconductor component 22 and the substrate 21, and an encapsulant 24 encapsulating the conductive elements 23.
The substrate 21 has a substrate body 211 and a plurality of conductive pads 212 formed on the substrate body 211. Each of the conductive pads 212 has a first surface 212 a and a second surface 212 b opposite to the first surface 212 a and at least an opening 214 formed in the first surface 212 a. The opening 214 can penetrate the first surface 212 a and the second surface 212 b of the conductive pad 212 to expose a portion of the substrate body 211. The conductive pad 212 can be a copper pad.
Further, a solder mask layer 213 can be formed on the substrate 21 and have a plurality of openings 216 for exposing the openings 214 of the conductive pads 212. The openings 214 can have a rectangular shape, a θ shape, a Y shape and so on. In an embodiment, each of the conductive pads 212 has two rectangular-shaped openings 214 formed therein.
The semiconductor component 22 has a plurality of bonding pads 221 formed on a surface 220 thereof. Further, a dielectric layer 222 can be formed on the surface 220 and the bonding pads 221 and has a plurality of openings 225 for exposing the bonding pads 221. Furthermore, a UBM layer 223 can be formed on the bonding pads 221 in the openings 225 of the dielectric layer 222, and an insulating layer 224 can be formed on the dielectric layer 222. The semiconductor component 22 can be a semiconductor chip or a semiconductor package.
In an embodiment, at least two bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to a same conductive pad 212 of the substrate 21. In another embodiment, the bonding pads 221 of the semiconductor component 22 can be bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21.
The conductive elements 23 are formed between the bonding pads 221 (or the UBM layer 223) and the first surfaces 212 a of the conductive pads 212, in the openings 214 of the conductive pads 212 and on the side walls 215 of the openings 214 and on the substrate body 211.
Each of the conductive elements 23 can have a conductive body 231 formed on the corresponding bonding pad 221 or the UBM layer 223 and a solder material 232 formed between the conductive body 231 and the corresponding conductive pad 212 and in the opening 214 of the conductive pad 212. The conductive body 231 can be a conductive bump or a copper post.
The encapsulant 24 is formed between the substrate 21 and the semiconductor component 22 for encapsulating the substrate 21, the semiconductor component 22 and the conductive elements 23.
FIGS. 3A to 3C are schematic cross-sectional views showing a semiconductor device and a fabrication method thereof according to a second embodiment of the present invention. Therein, FIG. 3A′ is a schematic top view of FIG. 3A. The difference of the present embodiment from the first embodiment is described as follows.
Referring to FIGS. 3A and 3A′, the substrate 21 has a plurality of conductive pads 212 and each of the conductive pads 212 of the substrate 21 has a circular-shaped opening 214 that does not penetrate the second surface 212 b of the conductive pad 212. As such, a bottom portion 217 of the opening 214 is exposed.
Referring to FIG. 3B, the semiconductor component 22 has a plurality of bonding pads 221 corresponding to the conductive pads 212, respectively. Each of the bonding pads 221 has a conductive element 23 formed thereon.
Referring to FIG. 3C, the bonding pads 221 are bonded to the respective conductive pads 212 through the conductive elements 23.
Referring to FIG. 3C, the present invention provides another semiconductor device 2′. The semiconductor device 2′ differs from the semiconductor device 2 of the first embodiment in that the openings 214 have a circular shape and do not penetrate the second surfaces 212 b of the conductive pads 212 and therefore do not expose the substrate body 211, and the bonding pads 221 of the semiconductor component 22 are bonded through the conductive elements 23 to different conductive pads 212 of the substrate 21 instead of to a same conductive pad 212 as shown in FIGS. 2A to 2C.
FIGS. 4A and 4B are schematic top views showing various embodiments of the conductive pads of the substrate according to the present invention.
Referring to FIG. 4A, the openings 216 can have a θ shape. Referring to FIG. 4B, the openings 216 can have a Y shape. But it should be noted that the openings are not limited to the above-described shapes.
According to the present invention, the conductive elements formed between the bonding pads of the semiconductor component and the conductive pads of the substrate for connecting the bonding pads and the conductive pads are further formed in the openings of the conductive pads to come into contact with the side surfaces of the openings and the exposed portions of the substrate body, thereby increasing the contact area between the conductive elements and the conductive pads as well as the substrate body and consequently strengthening the bonding between the conductive elements and the conductive pads and overcoming the conventional drawback of delamination. Further, the present invention reduces the height and volume of the semiconductor device and the use of the encapsulant. Therefore, the semiconductor device according to the present invention has reduced size and cost and increased product yield.
The above-described descriptions of the detailed embodiments are only to illustrate the preferred implementation according to the present invention, and it is not to limit the scope of the present invention. Accordingly, all modifications and variations completed by those with ordinary skill in the art should fall within the scope of present invention defined by the appended claims.

Claims (12)

What is claimed is:
1. A semiconductor device, comprising:
a substrate having a substrate body, a plurality of conductive pads formed on the substrate body, and a solder mask layer formed on the substrate body, wherein one of the conductive pads has two openings formed in a first surface thereof, and the solder mask layer exposes the two openings of the one of the conductive pads;
a semiconductor component having a plurality of bonding pads;
a plurality of conductive elements formed between the bonding pads and the conductive pads so as to electrically connect the semiconductor component to the substrate via the conductive elements, wherein the one of the conductive pads is bonded through the two openings to two of the conductive elements; and
an encapsulant formed between the substrate and the semiconductor component and encapsulating the conductive elements.
2. The semiconductor device of claim 1, wherein the one of the conductive pads further has a second surface opposite to the first surface, and the two openings of the one of the conductive pads penetrate the first and second surfaces for exposing a portion of the substrate body, thus allowing the two of the conductive elements to be formed on side walls of the two openings and on the exposed portion of the substrate body.
3. The semiconductor device of claim 1, wherein the conductive pads are copper pads.
4. The semiconductor device of claim 1, wherein each of the two openings has a rectangular shape, a circular shape, a θ shape or a Y shape.
5. The semiconductor device of claim 1, wherein each of the conductive elements has a conductive body formed on the corresponding bonding pad and a solder material formed between the conductive body and the corresponding conductive pad.
6. The semiconductor device of claim 5, wherein the conductive body is a conductive bump or a copper post.
7. A fabrication method of a semiconductor device, comprising the steps of:
providing a substrate having a substrate body, a plurality of conductive pads formed on the substrate body, and a solder mask layer formed on the substrate body, wherein one of the conductive pads has two openings formed in a first surface thereof, and the solder mask layer exposes the two openings of the one of the conductive pads;
providing a semiconductor component having a plurality of bonding pads;
forming a plurality of conductive elements between the bonding pads and the conductive pads, wherein the one of the conductive pads is bonded through the two openings to two of the conductive elements; and
forming between the substrate and the semiconductor component an encapsulant that encapsulates the conductive elements.
8. The fabrication method of claim 7, wherein the one of the conductive pads further has a second surface opposite to the first surface, and the two openings of the one of the conductive pads penetrate the first and second surfaces for exposing a portion of the substrate body, thus allowing the two of the conductive elements to be formed on side walls of the two openings and on the exposed portion of the substrate body.
9. The fabrication method of claim 7, wherein the conductive pads are copper pads.
10. The fabrication method of claim 7, wherein each of the two openings has a rectangular shape, a circular shape, a θ shape or a Y shape.
11. The fabrication method of claim 7, wherein each of the conductive elements has a conductive body formed on the corresponding bonding pad and a solder material formed between the conductive body and the corresponding conductive pad.
12. The fabrication method of claim 11, wherein the conductive body is a conductive bump or a copper post.
US14/258,361 2013-07-10 2014-04-22 Semiconductor device and fabrication method thereof Active US9607963B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW102124670A 2013-07-10
TW102124670A TWI508247B (en) 2013-07-10 2013-07-10 Semiconductor device and method of manufacture
TW102124670 2013-07-10

Publications (2)

Publication Number Publication Date
US20150014848A1 US20150014848A1 (en) 2015-01-15
US9607963B2 true US9607963B2 (en) 2017-03-28

Family

ID=52257405

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/258,361 Active US9607963B2 (en) 2013-07-10 2014-04-22 Semiconductor device and fabrication method thereof

Country Status (3)

Country Link
US (1) US9607963B2 (en)
CN (1) CN104282648B (en)
TW (1) TWI508247B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10991668B1 (en) * 2019-12-19 2021-04-27 Synaptics Incorporated Connection pad configuration of semiconductor device

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10433421B2 (en) 2012-12-26 2019-10-01 Intel Corporation Reduced capacitance land pad
US9406629B2 (en) * 2014-10-15 2016-08-02 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor package structure and manufacturing method thereof
US9508671B2 (en) * 2015-04-20 2016-11-29 Advanced Semiconductor Engineering, Inc. Semiconductor device and semiconductor package
JP2017050358A (en) * 2015-08-31 2017-03-09 トヨタ自動車株式会社 Semiconductor device
US9711478B2 (en) * 2015-10-19 2017-07-18 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device with an anti-pad peeling structure and associated method
CN105826289A (en) * 2016-05-09 2016-08-03 南通富士通微电子股份有限公司 Semiconductor packaging structure
CN105789066A (en) * 2016-05-09 2016-07-20 南通富士通微电子股份有限公司 Manufacturing method for semiconductor packaging structure
CN108447828B (en) * 2017-02-16 2020-01-31 欣兴电子股份有限公司 Packaging structure and substrate bonding method
US10834818B2 (en) * 2018-11-05 2020-11-10 Ngk Spark Plug Co., Ltd. Wiring board
JP7319808B2 (en) 2019-03-29 2023-08-02 ローム株式会社 Semiconductor equipment and semiconductor packages

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573610B1 (en) * 2000-06-02 2003-06-03 Siliconware Precision Industries Co., Ltd. Substrate of semiconductor package for flip chip package
US20090325348A1 (en) * 2008-06-27 2009-12-31 Texas Instruments Incorporated Method for fine-pitch, low stress flip-chip interconnect
US20110074026A1 (en) * 2008-03-19 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Insulating Layer on Conductive Traces for Electrical Isolation in Fine Pitch Bonding

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201044474A (en) * 2009-06-15 2010-12-16 Chipsip Technology Co Ltd Package structure with conductor and manufacturing method thereof
TWI423405B (en) * 2011-02-18 2014-01-11 Chipsip Technology Co Ltd Package structure with carrier

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573610B1 (en) * 2000-06-02 2003-06-03 Siliconware Precision Industries Co., Ltd. Substrate of semiconductor package for flip chip package
US20110074026A1 (en) * 2008-03-19 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Insulating Layer on Conductive Traces for Electrical Isolation in Fine Pitch Bonding
US20090325348A1 (en) * 2008-06-27 2009-12-31 Texas Instruments Incorporated Method for fine-pitch, low stress flip-chip interconnect

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10991668B1 (en) * 2019-12-19 2021-04-27 Synaptics Incorporated Connection pad configuration of semiconductor device

Also Published As

Publication number Publication date
TW201503304A (en) 2015-01-16
US20150014848A1 (en) 2015-01-15
CN104282648B (en) 2017-11-03
CN104282648A (en) 2015-01-14
TWI508247B (en) 2015-11-11

Similar Documents

Publication Publication Date Title
US9607963B2 (en) Semiconductor device and fabrication method thereof
US9899249B2 (en) Fabrication method of coreless packaging substrate
US10431556B2 (en) Semiconductor device including semiconductor chips mounted over both surfaces of substrate
US8502370B2 (en) Stack package structure and fabrication method thereof
US9947641B2 (en) Wire bond support structure and microelectronic package including wire bonds therefrom
US9502335B2 (en) Package structure and method for fabricating the same
US20180076179A1 (en) Stacked type chip package structure and manufacturing method thereof
US9362140B2 (en) Package stack device and fabrication method thereof
US11031329B2 (en) Method of fabricating packaging substrate
US20190279937A1 (en) Electronic package and method for fabricating the same
US9343387B2 (en) Package on package structure and fabrication method thereof
US10510720B2 (en) Electronic package and method for fabricating the same
US20170301658A1 (en) Fabrication method of package structure
US9646921B2 (en) Semiconductor package and fabrication method thereof
US9842771B2 (en) Semiconductor device and fabrication method thereof and semiconductor structure
US20160049359A1 (en) Interposer with conductive post and fabrication method thereof
US9564390B2 (en) Package structure and fabrication method thereof
US20180138158A1 (en) Fabrication method of package on package structure
US10461002B2 (en) Fabrication method of electronic module
US20130256915A1 (en) Packaging substrate, semiconductor package and fabrication method thereof
US20150054150A1 (en) Semiconductor package and fabrication method thereof
US9289846B2 (en) Method for fabricating wire bonding structure
KR102109042B1 (en) Semiconductor package
TWM546005U (en) Package structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, CHANG-FU;YAO, CHIN-TSAI;CHUANG, MING-CHIN;AND OTHERS;REEL/FRAME:032727/0303

Effective date: 20130530

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4