WO2011086755A1 - 半導体素子及び半導体素子を作製する方法 - Google Patents

半導体素子及び半導体素子を作製する方法 Download PDF

Info

Publication number
WO2011086755A1
WO2011086755A1 PCT/JP2010/070308 JP2010070308W WO2011086755A1 WO 2011086755 A1 WO2011086755 A1 WO 2011086755A1 JP 2010070308 W JP2010070308 W JP 2010070308W WO 2011086755 A1 WO2011086755 A1 WO 2011086755A1
Authority
WO
WIPO (PCT)
Prior art keywords
degrees
semiconductor region
main surface
type semiconductor
group iii
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2010/070308
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
慎司 徳山
真寛 足立
孝史 京野
吉広 斎藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Electric Industries Ltd
Original Assignee
Sumitomo Electric Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Electric Industries Ltd filed Critical Sumitomo Electric Industries Ltd
Priority to EP10843110.7A priority Critical patent/EP2528118A4/en
Priority to CN201080018398.1A priority patent/CN102414848B/zh
Publication of WO2011086755A1 publication Critical patent/WO2011086755A1/ja
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/83—Electrodes
    • H10H20/832—Electrodes characterised by their material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/817—Bodies characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/83—Electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/81—Bodies
    • H10H20/822—Materials of the light-emitting regions
    • H10H20/824—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP
    • H10H20/825—Materials of the light-emitting regions comprising only Group III-V materials, e.g. GaP containing nitrogen, e.g. GaN

Definitions

  • the present invention relates to a semiconductor element and a method for manufacturing the semiconductor element.
  • Patent Document 1 describes obtaining ohmic contact with a p-type layer on a c-plane.
  • a metal made of Au, Ni, or the like is used for Ga X Al 1-X N doped with p-type impurities. After the metal layer is deposited, annealing is performed in an oxygen atmosphere. As a result, a light emitting device with low driving voltage and high luminance is realized by using a gallium nitride compound semiconductor.
  • Patent Document 2 describes obtaining ohmic contact with a p-type layer on the c-plane.
  • a nickel layer is formed on the surface of the p + layer, and a gold layer is formed thereon, and then the distribution of elements in the depth direction is reversed by heat treatment. As a result, it is configured so that elements are present in the order of nickel and gold from the surface side.
  • Patent Document 3 describes the formation of an electrode on a p-type GaN contact layer. After forming a translucent electrode on the GaN contact layer 17 to which Mg is added, heat treatment is performed in a gas containing at least oxygen in a range of 500 to 600 degrees Celsius to reduce p-type resistance and alloy the electrode. At the same time.
  • a GaN layer and Mg-added laminate is formed on an sapphire substrate via an AlN buffer layer, and then heated at a temperature of 300 degrees Celsius. After this heating, a metal electrode having a thickness of 50 nm is deposited on the laminate.
  • Patent Documents 1 and 2 give very good results for p-type GaN on a c-plane GaN substrate.
  • p-type GaN on nonpolar and semipolar GaN substrates cannot form a good ohmic electrode, which is due to the influence of the characteristic thick surface oxide film on the nonpolar surface. It is thought that.
  • the difference in the influence of the oxide film is due to the fact that the state of the oxide film (Ga—O bond) on the surface is different between the polar c-plane and the nonpolar plane.
  • a thick oxide film exists on the non-polar surface at the GaN-electrode interface, and therefore, the electrical characteristics are not good.
  • this oxide film due to the difference in oxygen adsorption force between the c-plane and the nonpolar plane, a large amount of oxide is formed at the nonpolar GaN-electrode interface by oxygen annealing to alloy the electrode.
  • an object of the present invention is to provide a semiconductor element having good ohmic contact on a p-type main surface inclined with respect to the c-plane.
  • An object of the present invention is to provide a method for manufacturing a semiconductor element capable of realizing good ohmic contact on a p-type main surface inclined with respect to the p-type main surface.
  • One aspect of the present invention is a semiconductor element having a non-alloy electrode.
  • This semiconductor element comprises (a) a hexagonal group III nitride, and a c-plane of the hexagonal group III nitride along a plane inclined with respect to the c axis of the hexagonal group III nitride.
  • a p-type semiconductor region having a principal surface extending differently; and (b) a metal layer provided on the principal surface of the p-type semiconductor region.
  • the hexagonal group III nitride contains gallium as a group III constituent element, and the metal layer and the p-type semiconductor region are stacked so as to form an interface to form a non-alloy electrode.
  • the inclined principal surface of the support made of hexagonal group III nitride is more easily oxidized than the c-plane of hexagonal group III nitride. Therefore, when alloying is performed after the metal layer for the electrode is formed, oxides increase at the interface between the hexagonal group III nitride and the electrode.
  • the semiconductor element according to the aspect of the present invention the metal layer and the p-type semiconductor region are stacked so as to form an interface to form a non-alloy electrode. Therefore, an increase in oxide due to the alloy after forming the metal layer for the electrode can be avoided.
  • Another aspect of the present invention is a method of manufacturing a semiconductor element.
  • the method includes (a) preparing a support including a p-type semiconductor region having a main surface made of hexagonal group III nitride, and (b) a metal layer on the main surface of the p-type semiconductor region. And a step of forming a non-alloy electrode.
  • the hexagonal group III nitride contains gallium as a group III constituent element, and the principal surface of the p-type semiconductor region is along a plane inclined with respect to the c-axis of the hexagonal group III nitride. It extends differently from the c-plane of the hexagonal group III nitride.
  • the support main surface made of hexagonal group III nitride is more easily oxidized than the c-plane of hexagonal group III nitride, but made of hexagonal group III nitride. Since the metal layer is deposited on the main surface of the p-type semiconductor region to form the non-alloy electrode, an increase in oxide due to the alloy after the metal layer for the electrode is formed can be avoided.
  • the method according to another aspect of the present invention may further include a step of processing the p-type semiconductor region of the support before depositing the metal layer.
  • the treatment is performed by applying an acid wash to the support.
  • the natural oxidation prior to the formation of the metal layer affects the surface of the p-type semiconductor region
  • the influence of the natural oxidation can be reduced by the above pretreatment.
  • the above treatment is performed, for example, by immersing the support in at least one of hydrochloric acid, aqua regia and hydrofluoric acid.
  • the non-alloy electrode comprises (a) a hexagonal group III nitride, and a c-plane of the hexagonal group III nitride along a plane inclined with respect to the c axis of the hexagonal group III nitride.
  • a p-type semiconductor region having a principal surface extending differently; and (b) a metal layer provided on the principal surface of the p-type semiconductor region.
  • the hexagonal group III nitride contains gallium as a group III constituent element, and the metal layer and the p-type semiconductor region are stacked so as to form an interface to form a non-alloy electrode.
  • the metal layer can be made of at least one of platinum (Pt), palladium (Pd), and gold (Au), or an alloy thereof. According to the above aspect, these metal layers can provide good electrical properties.
  • electrode annealing is not performed in an atmosphere containing oxygen. Oxide formation due to electrode annealing can be avoided at the interface.
  • the inclination angle formed between the normal vector on the principal surface of the p-type semiconductor region and the c-axis may be in the range of 10 degrees to 80 degrees, or 100 degrees to 170 degrees. .
  • the main surface of the p-type semiconductor region exhibits a property as a polar surface rather than a semipolar surface.
  • the tilt angle is not less than 80 degrees and not more than 100 degrees, it exhibits a property as a nonpolar plane rather than a semipolar plane.
  • an inclination angle formed between the normal vector on the principal surface of the p-type semiconductor region and the c-axis may be in the range of 63 degrees to 80 degrees, or 100 degrees to 117 degrees. .
  • a high-quality active layer in the blue to green wavelength region can be produced.
  • the active layer includes a gallium nitride-based semiconductor layer containing indium (for example, InGaN), In element can be taken in.
  • the gallium nitride semiconductor is InGaN or the like, the fluctuation of the In composition is small. Therefore, the light emission unevenness can be reduced in the light emitting diode, and the increase in the threshold current due to the fluctuation of the In composition can be reduced in the laser diode.
  • the non-alloy electrode can reduce the series resistance of the element.
  • the semiconductor element may further include a support base made of hexagonal group III nitride.
  • the support base has a semipolar main surface, and the p-type semiconductor region is provided on the semipolar main surface of the support base. According to this aspect, it is easy to provide a semipolar principal surface in the p-type semiconductor region.
  • the inclination angle formed between the normal vector on the semipolar main surface of the support base and the c-axis of the support base is in the range of 10 degrees to 80 degrees, or 100 degrees to 170 degrees. Can be.
  • the main surface of the p-type semiconductor region when the inclination angle of the support base is less than 10 degrees and 170 degrees or more, the main surface of the p-type semiconductor region exhibits a property as a polar surface rather than a semipolar surface.
  • the above-mentioned inclination angle is not less than 80 degrees and not more than 100 degrees, it exhibits a property as a nonpolar plane rather than a semipolar plane.
  • the inclination angle formed between the normal vector on the semipolar main surface of the support substrate and the c-axis of the support substrate may be in the range of 63 degrees to 80 degrees or 100 degrees to 117 degrees.
  • a semipolar surface having an angle range of 63 degrees to 80 degrees or 100 degrees to 117 degrees is provided on the main surface of the p-type semiconductor region. It becomes easy.
  • the support may further include an n-type semiconductor region made of hexagonal group III nitride and an active layer made of hexagonal group III nitride.
  • the active layer is provided between the n-type semiconductor region and the p-type semiconductor region.
  • the electrode which has favorable ohmic property can be provided for a light emitting element.
  • the interface may include an oxide layer having a thickness of 10 nm or less. According to said side surface, if the thickness of an oxide layer is the said range, the favorable ohmic contact with respect to a semipolar surface can be provided.
  • the oxide layer contains gallium as a constituent element.
  • the semipolar surface according to the above-described side surface is easy to form gallium oxide.
  • the oxide layer does not include an oxide of a constituent element of the metal layer. Since the oxide layer according to the above-described side surface is not formed at the time of electrode annealing, the oxide is mainly bonded to the constituent element of the semipolar surface.
  • a semiconductor element having good ohmic contact on the p-type main surface inclined with respect to the c-plane is provided.
  • a method for manufacturing a semiconductor element capable of realizing good ohmic contact on a p-type main surface inclined with respect to a c-plane is provided.
  • FIG. 1 is a drawing showing an example of a semiconductor element according to the present embodiment.
  • FIG. 2 is a drawing showing a process flow showing the main processes in the method of manufacturing a semiconductor device according to the present embodiment.
  • FIG. 3 is a view showing characteristics of an alloy electrode and a non-alloy electrode on a semipolar p-type GaN surface.
  • FIG. 4 is a drawing showing XPS measurement results for an alloy electrode and a non-alloy electrode on a semipolar p-type GaN surface.
  • FIG. 1 is a drawing showing an example of a semiconductor element according to the present embodiment.
  • the semiconductor element 11 has a non-alloy electrode.
  • the semiconductor element 11 includes a p-type semiconductor region 13 and a metal layer 15.
  • the p-type semiconductor region 13 is made of hexagonal group III nitride.
  • the hexagonal group III nitride contains gallium as a group III constituent element and can be made of, for example, a gallium nitride semiconductor.
  • Gallium nitride based semiconductors include, for example, GaN, “InGaN, AlGaN, InAlGaN.
  • the p-type semiconductor region 13 has a main surface 13a, and the main surface 13a extends along a plane inclined with respect to the c-axis ( ⁇ 0001> axis) of the hexagonal group III nitride.
  • An example of such a main surface 13a is a semipolar surface.
  • the direction on the c-axis is represented by a c-axis vector CV.
  • the metal layer 15 is provided on the main surface 13 a of the p-type semiconductor region 13.
  • the metal layer 15 and the p-type semiconductor region 13 are stacked so as to form an interface 17 to constitute a non-alloy electrode.
  • the hexagonal group III nitride contains gallium as a group III constituent element
  • the semipolar main surface 13a made of the hexagonal group III nitride has a hexagonal group III nitride. Compared to the c-plane, it is easily oxidized. Therefore, when alloying is performed after the metal layer 15 for the electrode is formed, oxides increase at the interface between the hexagonal group III nitride and the electrode.
  • the semiconductor element 11 according to the present embodiment the metal layer 15 and the p-type semiconductor region 13 are stacked so as to form the interface 17 and constitute a non-alloy electrode. Therefore, an increase in oxide due to the alloy after forming the metal layer 15 for the electrode can be avoided.
  • the metal layer 15 can be made of at least one of platinum (Pt), palladium (Pd), and gold (Au), and can be made of an alloy thereof. These metal layers can provide good electrical properties.
  • electrode annealing is not performed in an atmosphere containing oxygen after the metal layer 15 is deposited on the main surface 13a. Oxide formation due to electrode annealing in this atmosphere can be avoided at the interface. For example, at the non-alloy electrode interface configured on a semipolar plane, generation of oxide due to electrode annealing in an oxygen atmosphere can be avoided.
  • a normal vector NVP indicating the normal of the main surface 13a is shown.
  • the inclination angle ALPHA formed by the normal vector NVP and the c-axis vector VC can be in the range of 10 degrees to 170 degrees.
  • a semiconductor surface having a polarity different from the polar c-plane is provided on the substrate main surface 13a.
  • the inclination angle APLHA is less than 10 degrees and 170 degrees or more
  • the main surface 13a of the p-type semiconductor region 13 exhibits a property as a polar plane rather than a semipolar plane.
  • the tilt angle is not less than 80 degrees and not more than 100 degrees, it exhibits a property as a nonpolar plane rather than a semipolar plane.
  • the inclination angle ALPHA can be in the range of 10 degrees to 80 degrees, or 100 degrees to 170 degrees.
  • a semipolar surface is provided in the board
  • the inclination angle ALPHA can be in the range of 63 degrees to 80 degrees or 100 degrees to 117 degrees. When the inclination angle ALPHA is in the above range, the surface oxide film is small, and good electrical characteristics can be obtained by the electrode material and pretreatment.
  • the interface 17 can include an oxide layer 19.
  • the thickness of the oxide layer 19 can be 10 nm or less. When the thickness of the oxide layer 19 is in the above range, good ohmic characteristics can be provided for non-alloy contact between the semipolar plane and the metal layer. Further, according to observations by the inventors, the oxide layer 19 has been confirmed to remain at least about 0.5 nm at the interface 17. Since the main surface 13a easily forms gallium oxide, the oxide layer 19 contains gallium as a constituent element. On the other hand, the oxide layer 19 does not contain the oxide of the constituent element of the metal layer 17. Since the oxide layer 19 is not formed during the electrode annealing, the oxide is mainly bonded to the constituent elements of the main surface 13a.
  • the semiconductor element 11 can further include a support base 21 having a main surface made of hexagonal group III nitride.
  • the support base 21 can be made of GaN, InGaN, AlGaN, InAlGaN, AlN, or the like.
  • the support base 21 has a main surface 21a and a back surface 21b. In the form in which the main surface 21a is semipolar, it becomes easy to provide the semipolarity to the main surface 13a of the p-type semiconductor region 13.
  • the p-type semiconductor region is provided on the main surface 21 a of the support base 21.
  • the inclination angle BETA formed by the normal vector NVS on the main surface 21a of the support base 21 and the c-axis vector CVS ( ⁇ 0001> axis direction) of the support base 21 can be in the range of 10 degrees to 170 degrees. .
  • the main surface 13a of the p-type semiconductor region 13 exhibits a property close to a polar c-plane and does not exhibit a polarity different from the polar c-plane.
  • the main surface 13a of the p-type semiconductor region 13 exhibits a property as a nonpolar surface rather than semipolar.
  • the inclination angle BETA can be in the range of 10 degrees to 80 degrees, or 100 degrees to 170 degrees. At this inclination angle, the main surface 21a exhibits semipolarity. According to said form, the electrode which has favorable ohmic property can be provided for a light emitting element.
  • the semiconductor element 11 can further include an n-type semiconductor region 23 made of hexagonal group III nitride and an active layer 25 made of hexagonal group III nitride.
  • the active layer 25 is provided between the n-type semiconductor region 23 and the p-type semiconductor region 13.
  • the n-type semiconductor region 23, the active layer 25, and the p-type semiconductor region 13 constitute a support 29.
  • the n-type semiconductor region 23, the active layer 25, and the p-type semiconductor region 13 are arranged in the direction of the normal vector NVS on the main surface 13 a of the support base 13.
  • the active layer 25 may include a barrier layer 25a and may include a gallium nitride based semiconductor layer 25b (for example, a well layer) containing indium.
  • the well layer 25b can be made of, for example, InGaN
  • the barrier layer 25a can be made of InGaN or GaN.
  • the main surface 13a of the p-type semiconductor region 13 has an angle range of 63 degrees to 80 degrees or 100 degrees to 117 degrees. It is easy to provide a semipolar surface.
  • the active layer 25 includes an InGaN layer
  • the incorporation of In element is good, and therefore light emission with a long wavelength is possible.
  • the gallium nitride semiconductor is InGaN or the like
  • the fluctuation of the In composition is small. Therefore, the light emission unevenness can be reduced in the light emitting diode, and the increase in the threshold current due to the fluctuation of the In composition can be reduced in the laser diode.
  • the tilt angle BETA is substantially equal to the tilt angle ALPHA when the influence of the strain contained in the crystal is ignored.
  • FIG. 2 is a drawing showing a process flow showing main steps in the method of manufacturing a semiconductor element according to the present embodiment.
  • reference numerals of corresponding members in FIG. 1 are given as reference numerals of members appearing in the manufacturing process.
  • a support 29 is prepared.
  • the support 29 includes the p-type semiconductor region 13, and the p-type semiconductor region 13 has a main surface 13 a as the outermost surface of the support 29.
  • the main surface 13a can be a semipolar surface made of, for example, a hexagonal group III nitride.
  • the hexagonal group III nitride contains gallium as a group III constituent element.
  • group III constituent elements can include indium, aluminum, etc.
  • group V constituent elements include nitrogen.
  • the main surface 13a of the p-type semiconductor region 13 can be made of, for example, Mg-doped GaN.
  • the main surface 13a of the p-type semiconductor region 13 extends along a plane inclined with respect to the c-axis of the hexagonal group III nitride. Therefore, the main surface 13a of the p-type semiconductor region 13 is This indicates semipolarity, and in the present embodiment, this is referred to as “semipolar principal surface”.
  • the p-type semiconductor region 13 of the support 29 can be pretreated before depositing the metal layer for the p-side electrode.
  • the p-type semiconductor region 13 is grown in the growth furnace to form the support 29, when the support (epitaxial substrate) 29 is taken out of the growth furnace, the epitaxial substrate is exposed to the atmosphere. Since the epi surface of the epitaxial substrate has a polarity different from that of the polar c-plane, natural oxidation may occur due to oxygen in the atmosphere. Therefore, although the natural oxidation prior to the formation of the electrode film affects the surface 13a of the p-type semiconductor region 13, the influence of the natural oxidation can be reduced by the above pretreatment.
  • the pretreatment is performed by immersing the support 29 in a solution for acid cleaning, such as aqua regia and hydrofluoric acid.
  • step S103 a metal layer 15 is deposited on the main surface 13a of the p-type semiconductor region 13 to form a non-alloy electrode.
  • a substrate product including an array of semiconductor elements including non-alloy electrodes is formed.
  • the principal surface 13a made of hexagonal group III nitride is more easily oxidized than the c-plane of hexagonal group III nitride, according to this method, the p-type semiconductor region made of hexagonal group III nitride is used. Since the non-alloy electrode is formed by depositing the metal layer 15 on the main surface 13a, the increase in oxide due to the alloy after the metal layer 15 for the electrode is formed can be avoided.
  • the metal layer 15 can be made of at least one of platinum (Pt), palladium (Pd), and gold (Au), or an alloy thereof. These metal layers can provide good electrical properties.
  • electrode annealing is not performed in an atmosphere containing oxygen. It is possible to avoid generation of new oxide at the interface 17 during electrode annealing.
  • the contact resistance per unit area in such a non-alloy electrode can be, for example, 2 ⁇ 10 ⁇ 4 ( ⁇ ⁇ cm 2 ) or more, and can be 6 ⁇ 10 ⁇ 3 ( ⁇ ⁇ cm 2 ) or less.
  • the inclination angle ALPHA formed by the normal vector NV and the c-axis vector CV in the semipolar principal surface 13a of the p-type semiconductor region 13 can be, for example, in the range of 10 degrees to 80 degrees or 100 degrees to 170 degrees. .
  • step S104 the substrate products are separated without performing electrode annealing in an oxygen atmosphere, and individual semiconductor elements are manufactured. Through these steps, a non-alloy electrode can be manufactured, and a semiconductor element having a non-alloy electrode can be manufactured.
  • a group III nitride substrate is prepared.
  • the group III nitride substrate 21 can be, for example, GaN, AlGaN, InGaN, InAlGaN, AlN, or the like.
  • the substrate 21 has a semipolar main surface.
  • Group III nitride substrate 21 includes a semipolar main surface 21a.
  • the semipolar principal surface 21a has a normal vector NVS inclined at an angle BETA with respect to the c-axis vector CVS of the group III nitride substrate 21 as already described.
  • the inclination of the c-axis can be the a-axis direction or the m-axis direction of the group III nitride substrate 21.
  • an n-type group III nitride semiconductor region 23 is grown on the semipolar main surface 21a of the group III nitride substrate 21.
  • the n-type group III nitride semiconductor region 23 can be an n-type cladding layer or the like.
  • the n-type cladding layer can be made of a quaternary, ternary, or binary III-nitride semiconductor, such as Si-doped GaN, AlGaN, InAlGaN, or InAlN.
  • the main surface of the n-type group III nitride semiconductor region 23 exhibits semipolarity.
  • a light emitting layer is grown on the main surface of the n-type group III nitride semiconductor region 23.
  • the light emitting layer includes an active layer 25, and may include a light guide layer provided on both sides of the active layer 25 if necessary.
  • the active layer 23 is grown.
  • the active layer 23 can have a quantum well structure.
  • a barrier layer 25a is grown on the main surface of the n-type group III nitride semiconductor region 23, and the surface of the barrier layer 25a is semipolar.
  • the well layer 25b is grown on the main surface of the barrier layer 25a, and the surface of the well layer 25b is semipolar.
  • the growth of the barrier layer 25a and the growth of the well layer 25b are repeated.
  • the surface of the completed light emitting layer and active layer 23 exhibits semipolarity. In the semipolar active layer, the influence of the piezoelectric field is reduced as compared with the c-plane.
  • a p-type group III nitride semiconductor region 13 is grown on the semipolar main surface of the light emitting layer.
  • the p-type group III nitride semiconductor region 13 can include a p-type electron block layer, a p-type cladding layer, a p-type contact layer, and the like.
  • a p-type electron blocking layer and / or a p-type cladding layer are grown on the active layer 25.
  • the p-type cladding layer can be made of a quaternary, ternary, or binary III-nitride semiconductor, such as Mg-doped GaN, AlGaN, InAlGaN, or InAlN.
  • a p-type contact layer can be included.
  • the p-type contact layer can be made of a quaternary, ternary, or binary III-nitride semiconductor, such as Mg-doped GaN, AlGaN, InAlGaN, or InAlN.
  • the p-type dopant concentration in the p-type contact layer is, for example, 5 ⁇ 10 19 cm ⁇ 3 or more and can be 5 ⁇ 10 20 cm ⁇ 3 or less.
  • the inventors formed a p-type electrode on the p-type semipolar GaN layer using a method of annealing in an oxygen atmosphere after forming a metal layer.
  • a p-side electrode was formed by applying an alloying process in an oxygen atmosphere after forming a Ni / Au metal laminate on the semipolar (2-0-21) surface of p-type GaN, this p-side The electrode did not show good ohmic characteristics.
  • a Pt electrode was formed on semipolar (2-0-21) p-type GaN by producing a Pt electrode at a high temperature. This Pt electrode also did not show good ohmic characteristics.
  • the c-plane GaN surface and the semipolar GaN surface were analyzed using an X-ray photoelectron spectrometer (XPS). As a result, it was shown that the surface oxide film on the semipolar GaN surface is thicker (Ga—O bond density is higher) than the c-plane GaN surface. In the production by the above two methods, an oxide film was also observed at the GaN / electrode interface after the alloying treatment. On the other hand, in the non-alloy Pt electrode as in the present embodiment, a thick oxide film such as the c-plane was not confirmed.
  • XPS X-ray photoelectron spectrometer
  • the inventors speculated that the interface between the metal electrode and the p-type semiconductor crystal was oxidized due to heat treatment in an oxygen-containing atmosphere, thereby increasing the contact resistance.
  • the bond state (dangling bond) on the semipolar nitride surface is different from the bond state on the c-plane surface, and the semipolar nitride surface is easily bonded to oxygen. Therefore, it was assumed that oxygen during alloying reached the nitride-electrode interface and oxides grew on this interface.
  • the inventors proceeded with the development of electrodes that do not use annealing.
  • a Pt electrode film is deposited at room temperature (for example, 15 degrees Celsius to 40 degrees Celsius), and this electrode film is not subjected to heat treatment.
  • This Pt electrode showed good ohmic properties, and the electrical characteristics of the semiconductor element (for example, contact resistance value by TLM method and IV characteristics of PN diode) were also excellent.
  • the oxide film was estimated to be 10 nm or less.
  • the p-type GaN crystal on the c-plane and the semipolar plane is subjected to ultrasonic organic cleaning with acetone, 2-propanol, etc. before the deposition of the Pt electrode, followed by hydrochloric acid, aqua regia, hydrofluoric acid cleaning. Went.
  • the washing time was about 5 minutes in the solution.
  • Example 1 An epitaxial substrate having the structure shown in FIG. 3A was fabricated by metal organic chemical vapor deposition (MOCVD). The structure is as follows: a GaN buffer layer (if necessary) is grown by MOCVD on an n-type GaN substrate having a semipolar surface with the c-axis inclined in the m-axis direction, and then a Si-doped n-type GaN having a thickness of 1 ⁇ m. An Mg-doped p-type GaN layer having a thickness of 0.4 ⁇ m and a high-concentration Mg-doped p + -type GaN layer having a thickness of 50 nm were grown.
  • MOCVD metal organic chemical vapor deposition
  • a circular resist was formed by photolithography before the deposition of the p-type electrode film. Thereafter, in the same deposition apparatus, a Pt film (thickness 50 nm) and a Ni / Au film (thickness 5 nm / 11 nm) were deposited by an electron beam method and a resistance heating method, respectively.
  • the degree of vacuum was about 1 ⁇ 10 ⁇ 6 Torr.
  • Example 2 The GaN-electrode electrode interface was analyzed using an X-ray photoelectron spectrometer (XPS). The same epitaxial growth as in Example 1 was performed to grow a c-plane epitaxial substrate (evaluation device A) and a semipolar epitaxial substrate (evaluation device B). A Pt electrode was deposited on each of these epitaxial substrates (evaluation devices A and B) by an electron beam method to form a c-plane substrate product (evaluation device C) and a semipolar substrate product (evaluation device D).
  • XPS X-ray photoelectron spectrometer
  • a Ni / Au film is deposited on these epitaxial substrates (evaluation devices A and B) by an electron beam method and a resistance heating method, and a c-plane substrate product (evaluation device E) and a semipolar plane substrate product (evaluation). Device F) was formed.
  • the above organic cleaning and acid cleaning were performed on the epitaxial substrate before vapor deposition.
  • the evaluation devices E and F were annealed for 1 minute in a nitrogen atmosphere containing a small amount of oxygen.
  • the surface oxide film in the evaluation device B is thicker (Ga—O bond density is higher) than that in the evaluation device A.
  • the evaluation device F was also confirmed to have a thick oxide film at the GaN-electrode interface.
  • those oxide films could not be confirmed.
  • FIG. 4A is a drawing showing XPS signals in the range of the binding energy of Ga—O bonds in a non-alloy electrode on a semipolar plane
  • FIG. 4B is a diagram of Ga ⁇ in an alloy electrode on a semipolar plane. It is drawing which shows the XPS signal in the range of the coupling energy of O coupling.
  • FIG. 4 it can be understood as follows. From the results shown in the figure, it can be inferred that surface oxidation is likely to occur on the semipolar substrate and it is difficult to obtain ohmic characteristics. However, even on a semipolar substrate, it has been confirmed that an oxide film does not occur if the electrode is a non-alloy electrode that does not undergo heat treatment. Further, by performing a pretreatment with an acid, it is possible to obtain better ohmic characteristics.
  • Example 3 In order to confirm the difference due to the angle of the semipolarity, the (20-21) plane was inclined at angles of +5 degrees, -5 degrees, +10 degrees, and -10 degrees (four types of angles).
  • a non-polar substrate of a substrate and an m-plane substrate was prepared.
  • An epitaxial substrate was produced using these GaN substrates in the same manner as in Example 2.
  • XPS measurement was performed in the same manner as in Example 2. According to this measurement result, when a Pt non-alloy electrode is formed on an epitaxial substrate using semipolar and nonpolar GaN substrates, the interface of the non-alloy electrode is better than the alloy electrode on the c-plane. all right.
  • the non-alloy electrode on the substrate has a non-polar surface (semipolar / nonpolar) main surface having a different property from the polar c-plane, good ohmic characteristics can be obtained.
  • the present embodiment it is possible to provide a semiconductor element having good ohmic contact on the p-type main surface inclined with respect to the c-plane.
  • a method for producing a semiconductor element having good ohmic contact on a p-type main surface inclined with respect to a c-plane and capable of realizing good ohmic contact on a p-type main surface inclined with respect to a c-plane. is there.
  • SYMBOLS 11 Semiconductor element, 13 ... p-type semiconductor region, 13a ... Main surface, 15 ... Metal layer, 17 ... Interface, ALPHA ... Inclination angle, 19 ... Oxide layer, 21 ... Support base, 21a ... Main surface, 21b ... Back surface , 23 ... n-type semiconductor region, 25 ... active layer, 29 ... support, NVS ... normal vector, 25a ... barrier layer, 25b ... gallium nitride based semiconductor layer, BETA ... tilt angle.

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Led Devices (AREA)
PCT/JP2010/070308 2010-01-18 2010-11-15 半導体素子及び半導体素子を作製する方法 Ceased WO2011086755A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP10843110.7A EP2528118A4 (en) 2010-01-18 2010-11-15 SEMICONDUCTOR ELEMENT AND METHOD FOR PRODUCING THE SEMICONDUCTOR ELEMENT
CN201080018398.1A CN102414848B (zh) 2010-01-18 2010-11-15 半导体元件及制作半导体元件的方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010008189A JP5749888B2 (ja) 2010-01-18 2010-01-18 半導体素子及び半導体素子を作製する方法
JP2010-008189 2010-01-18

Publications (1)

Publication Number Publication Date
WO2011086755A1 true WO2011086755A1 (ja) 2011-07-21

Family

ID=44276930

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2010/070308 Ceased WO2011086755A1 (ja) 2010-01-18 2010-11-15 半導体素子及び半導体素子を作製する方法

Country Status (7)

Country Link
US (1) US8227898B2 (https=)
EP (1) EP2528118A4 (https=)
JP (1) JP5749888B2 (https=)
KR (1) KR20110110803A (https=)
CN (1) CN102414848B (https=)
TW (1) TW201131810A (https=)
WO (1) WO2011086755A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5573856B2 (ja) * 2012-01-26 2014-08-20 住友電気工業株式会社 Ｉｉｉ族窒化物半導体レーザ、及びｉｉｉ族窒化物半導体レーザを作製する方法
JP5828568B1 (ja) * 2014-08-29 2015-12-09 株式会社タムラ製作所 半導体素子及びその製造方法
KR101636625B1 (ko) * 2014-12-18 2016-07-05 고려대학교 산학협력단 p형 반도체 박막 구조물의 형성 방법 및 이를 이용한 p형 오믹 전극의 제조 방법
KR102331337B1 (ko) * 2015-02-16 2021-11-26 서울바이오시스 주식회사 발광 소자
KR102544673B1 (ko) * 2020-10-29 2023-06-20 웨이브로드 주식회사 반도체 발광소자 및 이를 제조하는 방법

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05291621A (ja) 1992-04-10 1993-11-05 Nichia Chem Ind Ltd 窒化ガリウム系化合物半導体の電極材料
JPH0964337A (ja) 1995-06-16 1997-03-07 Toyoda Gosei Co Ltd ｐ伝導形３族窒化物半導体の電極及び電極形成方法及び素子
JPH11186605A (ja) 1997-12-18 1999-07-09 Toyoda Gosei Co Ltd 窒化ガリウム系化合物半導体の電極形成方法及び素子の製造方法
JP2004247323A (ja) 2002-10-31 2004-09-02 Toyoda Gosei Co Ltd ｐ型ＩＩＩ族窒化物系化合物半導体の電極およびその製造方法
JP2006013474A (ja) * 2004-05-26 2006-01-12 Showa Denko Kk 窒化ガリウム系化合物半導体発光素子
JP2007258375A (ja) * 2006-03-22 2007-10-04 Rohm Co Ltd 半導体素子の製造方法
JP4375497B1 (ja) * 2009-03-11 2009-12-02 住友電気工業株式会社 Ｉｉｉ族窒化物半導体素子、エピタキシャル基板、及びｉｉｉ族窒化物半導体素子を作製する方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8049243B2 (en) 2004-05-26 2011-11-01 Showa Denko K.K. Gallium nitride-based compound semiconductor light emitting device
FI20045482A0 (fi) * 2004-12-14 2004-12-14 Optogan Oy Matalamman dislokaatiotiheyden omaava puolijohdesubstraatti, ja menetelmä sen valmistamiseksi
US7432119B2 (en) * 2005-01-11 2008-10-07 Semileds Corporation Light emitting diode with conducting metal substrate
JP2008109021A (ja) * 2006-10-27 2008-05-08 Rohm Co Ltd 半導体発光素子
JP2009081374A (ja) * 2007-09-27 2009-04-16 Rohm Co Ltd 半導体発光素子
JP4390007B2 (ja) * 2008-04-07 2009-12-24 住友電気工業株式会社 Ｉｉｉ族窒化物半導体素子及びエピタキシャルウエハ
CN101874309B (zh) * 2008-09-11 2013-01-30 住友电气工业株式会社 氮化物类半导体光元件、用于氮化物类半导体光元件的外延晶片及制造半导体发光元件的方法
JP4475357B1 (ja) * 2009-06-17 2010-06-09 住友電気工業株式会社 Ｉｉｉ族窒化物半導体レーザ素子、及びｉｉｉ族窒化物半導体レーザ素子を作製する方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05291621A (ja) 1992-04-10 1993-11-05 Nichia Chem Ind Ltd 窒化ガリウム系化合物半導体の電極材料
JPH0964337A (ja) 1995-06-16 1997-03-07 Toyoda Gosei Co Ltd ｐ伝導形３族窒化物半導体の電極及び電極形成方法及び素子
JPH11186605A (ja) 1997-12-18 1999-07-09 Toyoda Gosei Co Ltd 窒化ガリウム系化合物半導体の電極形成方法及び素子の製造方法
JP2004247323A (ja) 2002-10-31 2004-09-02 Toyoda Gosei Co Ltd ｐ型ＩＩＩ族窒化物系化合物半導体の電極およびその製造方法
JP2006013474A (ja) * 2004-05-26 2006-01-12 Showa Denko Kk 窒化ガリウム系化合物半導体発光素子
JP2007258375A (ja) * 2006-03-22 2007-10-04 Rohm Co Ltd 半導体素子の製造方法
JP4375497B1 (ja) * 2009-03-11 2009-12-02 住友電気工業株式会社 Ｉｉｉ族窒化物半導体素子、エピタキシャル基板、及びｉｉｉ族窒化物半導体素子を作製する方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2528118A4

Also Published As

Publication number Publication date
JP2011146636A (ja) 2011-07-28
JP5749888B2 (ja) 2015-07-15
EP2528118A4 (en) 2015-04-22
CN102414848B (zh) 2014-07-09
KR20110110803A (ko) 2011-10-07
US8227898B2 (en) 2012-07-24
CN102414848A (zh) 2012-04-11
US20110175103A1 (en) 2011-07-21
EP2528118A1 (en) 2012-11-28
TW201131810A (en) 2011-09-16

Similar Documents

Publication Publication Date Title
JP4881491B2 (ja) 半導体発光素子
JP2002016311A (ja) 窒化ガリウム系発光素子
JP2007157853A (ja) 半導体発光素子およびその製造方法
TW201015761A (en) Group III nitride-based compound semiconductor light-emitting device and production method therefor
JP5749888B2 (ja) 半導体素子及び半導体素子を作製する方法
JP2005210050A (ja) 窒化物半導体発光素子及びその製造方法
JP2015082641A (ja) Ｉｉｉ族窒化物半導体素子、ｉｉｉ族窒化物半導体素子の製造方法
US20080248639A1 (en) Method for forming electrode for group III nitride based compound semiconductor and method for manufacturing p-type group III nitride based compound semiconductor
WO2014045882A1 (ja) Ｌｅｄ素子及びその製造方法
JP2001015852A (ja) ｐ型のＩＩＩ族窒化物半導体層上の電極構造とその形成方法
JP5327778B2 (ja) 半導体素子およびその製造方法
JP2003188414A (ja) 半導体発光素子の製造方法
JP5135465B2 (ja) 半導体発光素子及びその製造方法
US8415707B2 (en) Group III nitride semiconductor device
JP5434343B2 (ja) Ｉｔｏ電極の形成方法、半導体素子のｉｔｏ電極及びｉｔｏ電極を備えた半導体素子
KR101528098B1 (ko) 전자 빔 빗각 증착과 열처리를 이용하는 질화갈륨 계열 발광 다이오드 제조 방법
JP5136615B2 (ja) Ｉｉｉ族窒化物半導体発光素子を製造する方法
TWI535054B (zh) LED components
JP2010245109A (ja) Ｉｉｉ族窒化物系半導体素子、及び電極を作製する方法
JP5482771B2 (ja) Ｉｉｉ族窒化物半導体発光素子を製造する方法
JP5811413B2 (ja) Ｌｅｄ素子
JP5458162B2 (ja) 半導体発光素子
CN121663334A (zh) 一种具有高热稳定性的氮化镓基激光器及其制备方法
JP2020027905A (ja) 積層体及びその製造方法
JP2007311375A (ja) ｐ型ＩＩＩ−Ｖ族化合物半導体の作製方法及び発光素子の作製方法。

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 201080018398.1

Country of ref document: CN

ENP Entry into the national phase

Ref document number: 20117018941

Country of ref document: KR

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 10843110

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2010843110

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE