WO2005072037A1 - 回路形成基板の製造方法および回路形成基板の製造用材料 - Google Patents
回路形成基板の製造方法および回路形成基板の製造用材料 Download PDFInfo
- Publication number
- WO2005072037A1 WO2005072037A1 PCT/JP2005/000763 JP2005000763W WO2005072037A1 WO 2005072037 A1 WO2005072037 A1 WO 2005072037A1 JP 2005000763 W JP2005000763 W JP 2005000763W WO 2005072037 A1 WO2005072037 A1 WO 2005072037A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal foil
- sheet
- absorbing portion
- pressure absorbing
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0358—Resin coated copper [RCC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0382—Continuously deformed conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/091—Locally and permanently deformed areas including dielectric material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/14—Related to the order of processing steps
- H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
Definitions
- the present invention relates to a method for manufacturing a circuit board for obtaining a circuit board used for various electronic devices and a material for manufacturing the circuit board.
- circuit boards on which electronic components are mounted have changed from single-sided boards to double-sided, multi-layer boards, and high-density boards capable of integrating more circuits and components have become available. Is being developed.
- FIGS. 5A to 5G are cross-sectional views showing a conventional method for manufacturing a circuit-forming board for forming a circuit board, disclosed in Japanese Patent Application Laid-Open No. 6-268345.
- a film 17 is attached to both surfaces of the pre-preed sheet 12 by a laminating method using a hot roll or the like.
- the prepreg sheet 12 is obtained by drying a glass fiber woven fabric (reinforcing material) impregnated with a varnish of a thermosetting resin such as an epoxy resin, has a B-stage state, and has a thickness of 100 ⁇ m.
- Film 17 is polyethylene terephthalate (PET) having a thickness of 20 ⁇ m.
- PET polyethylene terephthalate
- the film 17 may be coated with a thermosetting resin such as an epoxy resin.
- via holes 18 are formed in the pre-prepared sheet 12 by a processing method such as a laser.
- a conductive paste 13 obtained by kneading conductive particles such as copper powder and a thermosetting resin, a curing agent, a solvent and the like is filled in the via hole 18.
- the film 17 is peeled off.
- the conductive paste 13 protrudes from the pre-preed sheet 12.
- copper foils 19 are arranged on both sides of the pre-prepared sheet 12.
- the copper foil 19 is pressurized by a hot press device (not shown) to heat the pre-prepared sheet 12, the copper foil 19, and the conductive paste 13.
- a hot press device not shown
- the prepreg sheet 12 is thermally cured, and the conductive paste 13 is compressed and electrically connected to the copper foil 19.
- the resin impregnated in the pre-predator sheet 12 flows out of the pre-prepared sheet 12 and The resin becomes 12A.
- FIGS. 6A to 6E are cross-sectional views illustrating a method for manufacturing a multilayer circuit board obtained by using the circuit board 16 obtained in FIGS. 5A to 5F.
- the circuit board 20 is obtained.
- FIGS. 5A to 5G are cross-sectional views of the circuit forming substrate shown in FIGS. 5A to 5G.
- FIG. 7A copper foils 19 are arranged on both sides of a pre-prepared sheet 12 having via holes 18 filled with a conductive paste 13.
- conductive paste 13 is deformed by receiving pressure to have a distorted shape.
- a circuit pattern 15 is formed, and the conductive paste 13 becomes the interlayer connection portions 13B and 13C adjacent to each other.
- the conductive paste 13 spreads more largely in the in-plane direction 12D than in the thickness direction 12C of the pre-preda sheet 12. As a result, the conductive powder of the conductive paste 13 may not be firmly pressed against each other and may not be sufficiently electrically connected. This phenomenon appears remarkably when the diameter of the via hole 18 becomes smaller than the thickness of the pre-preed sheet 12.
- FIGs. 6A to 6G in the case of manufacturing the multilayer circuit board 20, unevenness due to the circuit pattern 15 of the circuit board 16 serving as a core and uneven thickness of the circuit board 16 are caused.
- the conductive paste 13A which is arranged on both surfaces and is heated and pressed and compressed, is unstablely compressed, and the conductive paste 13 is more easily deformed.
- a conductive portion is formed in a hole provided in the material sheet.
- a metal foil is placed on the surface of the material sheet to obtain a laminated sheet.
- a circuit-formed substrate is obtained by heating and pressing the laminated sheet.
- the metal foil has a pressure absorbing portion provided on the surface and having a thickness that changes with an applied pressure, and a hard portion adjacent to the pressure absorbing portion.
- the circuit board obtained by this method can provide a high-density and high-quality circuit board with improved reliability of electrical connection quality.
- FIG. 1A is a cross-sectional view showing a method for manufacturing a circuit formation substrate according to an embodiment of the present invention.
- FIG. 1B is a cross-sectional view showing the method for manufacturing the circuit-formed substrate according to the embodiment of the present invention.
- FIG. 1C is a sectional view showing the method for manufacturing the circuit-formed substrate according to the embodiment of the present invention.
- FIG. 1D is a cross-sectional view showing the method for manufacturing the circuit-formed substrate according to the embodiment of the present invention.
- FIG. 1E is a schematic view of a processing apparatus for processing a metal foil used for a circuit forming substrate in the embodiment.
- FIG. 2A is a sectional view showing the method for manufacturing the circuit board in the embodiment.
- FIG. 2B is a sectional view showing the method for manufacturing the circuit board in the embodiment.
- FIG. 2C is a cross-sectional view showing the method for manufacturing the circuit board in the embodiment.
- FIG. 2D is a cross-sectional view showing the method for manufacturing the circuit board in the embodiment.
- FIG. 2E is a sectional view showing the method for manufacturing the circuit board in the embodiment.
- FIG. 3 is a cross-sectional view of another metal foil of the circuit board according to the embodiment.
- FIG. 4A is a cross-sectional view showing a method for manufacturing another circuit formation substrate according to the embodiment.
- FIG. 4B is a cross-sectional view showing the method of manufacturing another circuit formation substrate in the embodiment.
- FIG. 4C is a cross-sectional view showing the method of manufacturing another circuit formation substrate in the embodiment.
- FIG. 5A is a cross-sectional view showing a conventional method for manufacturing a circuit-formed substrate.
- FIG. 5B is a cross-sectional view showing a conventional method for manufacturing a circuit-formed substrate.
- FIG. 5C is a cross-sectional view showing a conventional method for manufacturing a circuit-formed substrate.
- FIG. 5D is a cross-sectional view showing the conventional method of manufacturing the circuit-formed substrate.
- FIG. 5E is a cross-sectional view showing the conventional method of manufacturing the circuit-formed substrate.
- FIG. 5F is a sectional view showing a conventional method for manufacturing a circuit-formed substrate.
- FIG. 5G is a cross-sectional view showing the conventional method of manufacturing the circuit-formed substrate.
- FIG. 6A is a cross-sectional view showing a conventional circuit board manufacturing method.
- FIG. 6B is a cross-sectional view showing the conventional method of manufacturing the circuit board.
- FIG. 6C is a cross-sectional view showing a conventional method for manufacturing a circuit board.
- FIG. 6D is a cross-sectional view showing the conventional method of manufacturing the circuit board.
- FIG. 6E is a cross-sectional view showing the conventional method of manufacturing the circuit board.
- FIG. 7A is a cross-sectional view showing a conventional method for manufacturing a circuit-formed substrate.
- FIG. 7B is a cross-sectional view showing the conventional method of manufacturing the circuit-formed substrate.
- FIG. 7C is a cross-sectional view showing the conventional method of manufacturing the circuit-formed substrate.
- FIG. 1A to FIG. 1D are cross-sectional views showing a method for manufacturing a circuit-forming substrate and materials for manufacturing the circuit substrate in Embodiment 1 of the present invention.
- FIG. 1E is a schematic diagram of a processing apparatus for processing a copper foil 1 used for a circuit board. Copper foil 1, which is a metal foil of a material for manufacturing a circuit-forming substrate according to the embodiment, has a thickness of 18 ⁇ m.
- Copper foil 1 which is a material for manufacturing a circuit-formed substrate, passes through an aqueous solution of copper sulfate 1102 when sent by a cathode drum 1101, and has no surface 1B in contact with the cathode drum 1101 of the copper foil 1 During the electrolysis, copper is electrodeposited and grown to form irregularities, and the surface is roughened with a 10-point average roughness (Rz) of about 10 m. Further, the copper foil 1 is brought into contact with the cathode drum 1101 on the opposite side of the surface 1B, and a bump-like copper is deposited on the surface 1C to perform a roughening treatment, thereby forming irregularities having an Rz of about 5 m. .
- the copper foil 1 has a pressure absorbing portion la due to the roughened surface 1C. 5A to 5D
- the material sheet 2 has a film attached to both sides, forms a via hole 8 by a processing method such as a laser and the like, and peels the film after filling the conductive paste 3 with the processing method such as laser. I do.
- the conductive paste 3 also protrudes the row force of the material sheet 2.
- a film is attached to both surfaces of the material sheet 2 by a laminating method using a hot-hole or the like.
- the material sheet 2 is obtained by drying a glass fiber woven fabric (reinforcing material) impregnated with a varnish made of a thermosetting resin such as epoxy resin, and is a B-stage pre-prepared sheet having a thickness of 100 m. It is. In the material sheet 2 according to the embodiment, even when a glass woven fabric is used, damage to the conductive paste 3 due to displacement of the yarn constituting the woven fabric when heated and pressed can be prevented.
- the film is polyethylene terephthalate (PET) with a thickness of 20 ⁇ m. The film may be coated with a thermosetting resin such as an epoxy resin.
- the conductive paste 3 is obtained by kneading conductive particles such as copper powder and a thermosetting resin, a curing agent, a solvent, and the like.
- copper foil 1 is arranged on material sheet 2 in which conductive paste 3 is filled in via hole 8.
- a laminated sheet 1 OB is obtained by heating and pressing the metal sheet 4 made of SUS or the like, and heating and pressurizing the metal sheet 4 to integrally form the sheet.
- the surface 1 B (Rz is about 10 m) of copper foil 1 faces material sheet 2
- the surface lC (Rz is about 5 / zm) functions as the pressure absorbing portion la.
- the roughness of the surfaces 1B and 1C of the copper foil 1 is not limited to these values, and the surface 1B facing the material sheet 2 is preferably rougher than the opposite surface 1C.
- the pressure absorbing portion la of the surface 1C of the copper foil 1 is crushed to absorb the applied pressure, and the pressure is not concentrated on the conductive paste 3 protruding from the material sheet 2.
- the conductive paste 3 is greatly compressed in the thickness direction 2A so as to spread in the in-plane direction 2B of the material sheet 2, and the above-described problem of the conventional circuit forming substrate shown in FIG. 7B does not occur. That is, the surface layer portion 1F including the surface 1C of the copper foil 1 corresponds to the pressure absorbing portion la, and the copper foil 1 has a hard portion 1G adjacent to the pressure absorbing portion la.
- the pressure absorbing portion la of the copper foil 1 is crushed. Then, when the height of the portion 1D of the copper foil 1 on the portion of the material sheet 2 whose thickness has decreased due to the flow of the resin and the height of the portion 1E of the copper foil 1 on the conductive paste 3 become substantially the same. Force is also effectively applied to the conductive paste 3, and the conductive particles in the conductive paste 3 are pressed against the surface 1 B of the copper foil 1 to be stably electrically connected. That is, in the pressure absorbing section la, the thickness of the portion to which the pressure is applied changes locally. Thereby, the circuit forming substrate according to the embodiment is obtained.
- the copper foil 1 is formed by etching or the like to form a circuit pattern 5 having a desired shape to obtain a circuit board 10A.
- the pressure absorbing portion la on the surface of the circuit pattern 5 is removed by a method such as puff polishing or light etching to improve the wettability with the solder, thereby improving the wettability with the solder. Get 0.
- the circuit pattern 15 may be subjected to a finishing treatment such as a plating treatment!
- a solder resist for preventing unnecessary adhesion of solder may be formed on the circuit pattern 5.
- the pressure absorbing portion la may be removed after forming the solder resist. Further, the pressure absorbing portion la may be removed before forming the circuit pattern 5 by etching.
- the conductive paste 3 is stably compressed even if the via hole 8 has a small diameter, the quality reliability of the electrical connection with the copper foil 1 is improved, and a high-density and high-quality circuit is formed. A substrate is obtained.
- FIG. 2A to 2E are cross-sectional views illustrating a method for manufacturing the multilayer circuit board according to Embodiment 1.
- a circuit board 10A shown in FIG. 1C is prepared as a core board.
- a rough pressure absorbing portion la remains on the surface of the circuit pattern 5 of the circuit board 10A.
- a material sheet 2C in which conductive paste 3A is filled on both sides of a circuit board 10A and a copper foil 101 having a pressure absorbing portion 101a are overlaid. , Heat and pressure to integrate. Thereafter, as shown in FIG. 2E, the copper foil 101 is etched to form the circuit pattern 5A, and the multilayer circuit board 10B is obtained.
- FIG. 3 is a cross-sectional view of copper foil 201, which is another metal foil of the circuit forming board according to the first embodiment.
- the copper foil 201 is used in place of the copper foil 1 shown in FIG. 1A, and the deformable layer 6 is formed on the surface opposite to the surface facing the material sheet 2 instead of the pressure absorbing portion la.
- the thickness of the portion to which pressure is applied changes locally like the pressure absorbing portion la.
- the copper foil 1 has a hard portion 1G adjacent to the deformable layer 6 and harder than the deformable layer 6.
- the deformable layer 6 is deformed at the time of heating and pressing in the step shown in FIG. 1B, and various materials such as an organic material and an inorganic material, which are desired to have a lower hardness than the copper foil 1, may be used. it can.
- the deformable layer 6 made of an inorganic material generates a small amount of impurities and volatile components even when heated.
- the deformable layer 6 has good heat resistance and is equivalent to the pressure absorbing part la by forming an epoxy resin or silicone resin to a thickness of about 10 m on the copper foil 1 by casting or force coating. The effect of is obtained.
- a circuit-forming substrate using no conductive paste for example, a circuit-forming substrate using a conductive portion formed in the via hole 8 and the copper foil 1 has the same effect as the embodiment.
- the conductive part can be prevented from being damaged by the pressing.
- the material sheet 2 is made of a glass fiber woven fabric impregnated with a B-staged thermosetting resin or a glass fiber sheet such as a non-woven fabric. You can use an organic fiber sheet.
- the material sheet 2 is a B-stage film made of a resin film such as polyimide or an adhesive instead of a fiber sheet. Page.
- the material sheet 2 may be a prepreg sheet using a material in which a woven fabric and a nonwoven fabric are mixed as a reinforcing material, for example, a material in which a glass fiber nonwoven fabric is sandwiched between two glass fiber woven fabrics.
- thermosetting resin in the embodiment includes epoxy resin, epoxy melamine resin, unsaturated polyester resin, phenol resin polyimide resin, cyanate resin, Cyanate ester resin, naphthalene resin, urea resin, amino resin, alkyd resin, silicon resin, furan resin, polyurethane resin, amino alkyd resin, A thermosetting resin composition alone or a mixture of two or more of acrylic resin, fluorine resin, polyphenylene ether resin, cyanate ester resin, etc., or thermoplastic A thermosetting resin composition modified with a resin may be used. If necessary, a flame retardant or an inorganic filler may be added to the thermosetting resin!
- the conductive part connecting between circuit patterns (copper foil) of different layers is close to the outside that is easily damaged, that is, if it is a 10-layer circuit board, only the 10th layer or the 8th and 10th layers Even when the copper foils 1 and 201 are used, the same effect as that of the embodiment can be obtained.
- FIGS. 4A to 4C are cross-sectional views illustrating a method of manufacturing another circuit formation substrate according to the embodiment.
- the pressure absorbing portion la is provided on the surface 1C of the copper foil 1 facing the material sheet 2.
- a copper foil 501 which is a metal foil, has a surface 501B facing the material sheet 2 and a surface 501C opposite thereto.
- the pressure absorbing portion 5 Ola is provided on the surface layer 501G including the surface 501B of the copper foil 501, and has, for example, irregularities with an Rz of 5 ⁇ m.
- the copper foil 501 has a hard portion 501F harder than the pressure absorbing portion 501a at a portion adjacent to the pressure absorbing portion 501a.
- FIG. 4B similarly to FIG. 1B, the copper foil 501 and the material sheet 2 are sandwiched between the metal plates 4, and pressure is applied in the thickness direction 2A of the material sheet 2.
- the thickness of the pressure absorbing portion 501a in the direction 2A changes according to the applied pressure, and thus has the same effect as the pressure absorbing portion la shown in FIG. 1B.
- the copper foil 501 is formed on the circuit pattern 505 by processing such as etching.
- the conductive paste serving as the conductive portion connected to the copper foil is made of a material that is heated and pressurized with conductive particles.
- a mixture of a polymer material having an appropriate viscosity discharged into the sheet 2 or a mixture of conductive particles and a solvent or the like, or an anisotropic conductive adhesive may be used.
- conductive paste post-shaped conductive protrusions formed by plating or the like, or conductive particles having a relatively large particle size that are not easily stored are connected to a copper foil to form via holes 8. It may be used as a conductive part.
- a material sheet, a conductive portion, and a metal foil are heated without damaging a conductive portion such as a conductive paste provided in a via hole formed in the material sheet. Pressure can be applied, and therefore, the quality reliability of the electrical connection between the metal foil and the conductive portion is greatly improved, and a high-quality high-density circuit board can be obtained.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Laminated Bodies (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP05703984A EP1599079B1 (en) | 2004-01-26 | 2005-01-21 | Method for producing a circuit board and material for producing a circuit board |
US10/546,730 US7624502B2 (en) | 2004-01-26 | 2005-01-21 | Method for producing circuit-forming board and material for producing circuit-forming board |
US11/882,396 US7572500B2 (en) | 2004-01-26 | 2007-08-01 | Method of manufacturing circuit-forming board and material of circuit-forming board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004016795A JP3979391B2 (ja) | 2004-01-26 | 2004-01-26 | 回路形成基板の製造方法および回路形成基板の製造用材料 |
JP2004-016795 | 2004-01-26 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/546,730 A-371-Of-International US7624502B2 (en) | 2004-01-26 | 2005-01-21 | Method for producing circuit-forming board and material for producing circuit-forming board |
US11/882,396 Division US7572500B2 (en) | 2004-01-26 | 2007-08-01 | Method of manufacturing circuit-forming board and material of circuit-forming board |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005072037A1 true WO2005072037A1 (ja) | 2005-08-04 |
Family
ID=34805507
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/000763 WO2005072037A1 (ja) | 2004-01-26 | 2005-01-21 | 回路形成基板の製造方法および回路形成基板の製造用材料 |
Country Status (7)
Country | Link |
---|---|
US (2) | US7624502B2 (ja) |
EP (1) | EP1599079B1 (ja) |
JP (1) | JP3979391B2 (ja) |
KR (1) | KR100736518B1 (ja) |
CN (1) | CN100539813C (ja) |
TW (1) | TW200527995A (ja) |
WO (1) | WO2005072037A1 (ja) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007086568A1 (ja) * | 2006-01-30 | 2007-08-02 | Kyocera Corporation | 樹脂フィルム、接着シート、配線基板および電子装置 |
KR100905566B1 (ko) * | 2007-04-30 | 2009-07-02 | 삼성전기주식회사 | 회로 전사용 캐리어 부재, 이를 이용한 코어리스인쇄회로기판, 및 이들의 제조방법 |
CN101562952B (zh) * | 2008-04-18 | 2012-04-11 | 富葵精密组件(深圳)有限公司 | 线路基板、线路基板的制作方法及电路板的制作方法 |
KR100999918B1 (ko) * | 2008-09-08 | 2010-12-13 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조 방법 |
KR100982790B1 (ko) * | 2010-07-08 | 2010-09-16 | 윤병철 | 금속섬유를 이용한 Non-PCB 복합재료 플레이트의 절연층의 상하면 통전 방법 |
KR100982791B1 (ko) * | 2010-07-08 | 2010-09-16 | 윤병철 | 금속 스테이플을 이용한 Non-PCB 복합재료 플레이트의 절연층의 상하면 통전 방법 |
GB2529346A (en) | 2011-03-31 | 2016-02-17 | Plasyl Ltd | Improvements for electrical circuits |
TW201340807A (zh) * | 2011-12-28 | 2013-10-01 | Panasonic Corp | 撓性配線基板與其製造方法、使用其之裝載製品、及撓性多層配線基板 |
KR101494090B1 (ko) * | 2013-07-16 | 2015-02-16 | 삼성전기주식회사 | 동박적층판, 인쇄회로기판 및 그 제조 방법 |
CN104768326B (zh) * | 2015-03-31 | 2017-11-24 | 华为技术有限公司 | 印刷电路板及印刷电路板制造方法 |
DE102018125919A1 (de) | 2017-10-23 | 2019-04-25 | Engel Austria Gmbh | Verfahren zum Bewegen einer bewegbaren Formaufspannplatte |
CN115837792B (zh) * | 2022-12-12 | 2023-07-11 | 广东嘉元科技股份有限公司 | 一种铜箔自动粘合装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06209148A (ja) * | 1993-01-12 | 1994-07-26 | Matsushita Electric Ind Co Ltd | 両面プリント基板およびその製造方法 |
JPH07115280A (ja) * | 1993-10-20 | 1995-05-02 | Matsushita Electric Ind Co Ltd | 多層プリント配線板及びその製造方法 |
US5413838A (en) | 1991-06-18 | 1995-05-09 | Sumitomo Bakelite Company Limited | Both-side roughened copper foil with protection film |
JPH11251703A (ja) | 1998-02-27 | 1999-09-17 | Matsushita Electric Ind Co Ltd | 回路基板、両面回路基板、多層回路基板及び回路基板の製造方法 |
JP2002368043A (ja) * | 2001-06-12 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 導電性ペーストとそれを用いた導電性バンプおよびその形成方法、導電性バンプの接続方法、並びに回路基板とその製造方法 |
US20030039811A1 (en) | 2001-01-15 | 2003-02-27 | Toshio Sugawa | Circuit board and production method thereof |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3786600T2 (de) * | 1986-05-30 | 1993-11-04 | Furukawa Electric Co Ltd | Mehrschichtige gedruckte schaltung und verfahren zu ihrer herstellung. |
JPH07115280B2 (ja) * | 1986-10-21 | 1995-12-13 | 日立精機株式会社 | アンバランス工具測定装置 |
US5344893A (en) * | 1991-07-23 | 1994-09-06 | Ibiden Co., Ltd. | Epoxy/amino powder resin adhesive for printed circuit board |
JP2601128B2 (ja) | 1992-05-06 | 1997-04-16 | 松下電器産業株式会社 | 回路形成用基板の製造方法および回路形成用基板 |
US5403672A (en) * | 1992-08-17 | 1995-04-04 | Hitachi Chemical Co., Ltd. | Metal foil for printed wiring board and production thereof |
US5779870A (en) * | 1993-03-05 | 1998-07-14 | Polyclad Laminates, Inc. | Method of manufacturing laminates and printed circuit boards |
US5519177A (en) * | 1993-05-19 | 1996-05-21 | Ibiden Co., Ltd. | Adhesives, adhesive layers for electroless plating and printed circuit boards |
US5652042A (en) * | 1993-10-29 | 1997-07-29 | Matsushita Electric Industrial Co., Ltd. | Conductive paste compound for via hole filling, printed circuit board which uses the conductive paste |
US5482784A (en) * | 1993-12-24 | 1996-01-09 | Mitsui Mining And Smelting Co., Ltd. | Printed circuit inner-layer copper foil and process for producing the same |
JP3311899B2 (ja) * | 1995-01-20 | 2002-08-05 | 松下電器産業株式会社 | 回路基板及びその製造方法 |
JPH0946041A (ja) * | 1995-07-26 | 1997-02-14 | Toshiba Corp | 印刷配線板の製造方法 |
US6010768A (en) * | 1995-11-10 | 2000-01-04 | Ibiden Co., Ltd. | Multilayer printed circuit board, method of producing multilayer printed circuit board and resin filler |
US6085414A (en) * | 1996-08-15 | 2000-07-11 | Packard Hughes Interconnect Company | Method of making a flexible circuit with raised features protruding from two surfaces and products therefrom |
US6248428B1 (en) * | 1997-04-15 | 2001-06-19 | Ibiden Co., Ltd. | Adhesive for electroless plating, raw material composition for preparing adhesive for electroless plating and printed wiring board |
US6239777B1 (en) * | 1997-07-22 | 2001-05-29 | Kabushiki Kaisha Toshiba | Display device |
US6139777A (en) * | 1998-05-08 | 2000-10-31 | Matsushita Electric Industrial Co., Ltd. | Conductive paste for filling via-hole, double-sided and multilayer printed circuit boards using the same, and method for producing the same |
JP4486196B2 (ja) * | 1999-12-08 | 2010-06-23 | イビデン株式会社 | 多層プリント配線板用片面回路基板およびその製造方法 |
US6504705B2 (en) * | 2000-10-12 | 2003-01-07 | Matsushita Electric Industrial Co., Ltd. | Electrolytic capacitor, circuit board containing electrolytic capacitor, and method for producing the same |
US6713688B2 (en) * | 2000-12-27 | 2004-03-30 | Matsushita Electric Industrial Co., Ltd. | Circuit board and its manufacture method |
JP2003023250A (ja) * | 2001-07-06 | 2003-01-24 | Denso Corp | 多層基板のおよびその製造方法 |
JP4062907B2 (ja) * | 2001-11-12 | 2008-03-19 | 松下電器産業株式会社 | 回路基板およびその製造方法 |
JP2003209355A (ja) * | 2002-01-15 | 2003-07-25 | Sony Corp | 配線基板の製造方法および配線基板 |
EP1357773A3 (en) * | 2002-04-25 | 2005-11-30 | Matsushita Electric Industrial Co., Ltd. | Wiring transfer sheet and method for producing the same, and wiring board and method for producing the same |
JP4029759B2 (ja) * | 2003-04-04 | 2008-01-09 | 株式会社デンソー | 多層回路基板およびその製造方法 |
-
2004
- 2004-01-26 JP JP2004016795A patent/JP3979391B2/ja not_active Expired - Fee Related
-
2005
- 2005-01-19 TW TW094101542A patent/TW200527995A/zh not_active IP Right Cessation
- 2005-01-21 EP EP05703984A patent/EP1599079B1/en not_active Not-in-force
- 2005-01-21 US US10/546,730 patent/US7624502B2/en not_active Expired - Fee Related
- 2005-01-21 CN CNB2005800002557A patent/CN100539813C/zh not_active Expired - Fee Related
- 2005-01-21 KR KR1020057017222A patent/KR100736518B1/ko not_active IP Right Cessation
- 2005-01-21 WO PCT/JP2005/000763 patent/WO2005072037A1/ja active Application Filing
-
2007
- 2007-08-01 US US11/882,396 patent/US7572500B2/en not_active Expired - Fee Related
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5413838A (en) | 1991-06-18 | 1995-05-09 | Sumitomo Bakelite Company Limited | Both-side roughened copper foil with protection film |
JPH06209148A (ja) * | 1993-01-12 | 1994-07-26 | Matsushita Electric Ind Co Ltd | 両面プリント基板およびその製造方法 |
JPH07115280A (ja) * | 1993-10-20 | 1995-05-02 | Matsushita Electric Ind Co Ltd | 多層プリント配線板及びその製造方法 |
JPH11251703A (ja) | 1998-02-27 | 1999-09-17 | Matsushita Electric Ind Co Ltd | 回路基板、両面回路基板、多層回路基板及び回路基板の製造方法 |
US20030039811A1 (en) | 2001-01-15 | 2003-02-27 | Toshio Sugawa | Circuit board and production method thereof |
JP2002368043A (ja) * | 2001-06-12 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 導電性ペーストとそれを用いた導電性バンプおよびその形成方法、導電性バンプの接続方法、並びに回路基板とその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100539813C (zh) | 2009-09-09 |
US20080017403A1 (en) | 2008-01-24 |
EP1599079A4 (en) | 2008-05-21 |
TW200527995A (en) | 2005-08-16 |
KR20050110001A (ko) | 2005-11-22 |
TWI350718B (ja) | 2011-10-11 |
EP1599079B1 (en) | 2012-05-09 |
KR100736518B1 (ko) | 2007-07-06 |
CN1771773A (zh) | 2006-05-10 |
US7624502B2 (en) | 2009-12-01 |
EP1599079A1 (en) | 2005-11-23 |
US7572500B2 (en) | 2009-08-11 |
JP3979391B2 (ja) | 2007-09-19 |
US20060242827A1 (en) | 2006-11-02 |
JP2005209993A (ja) | 2005-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005072037A1 (ja) | 回路形成基板の製造方法および回路形成基板の製造用材料 | |
WO2001045478A1 (fr) | Carte a circuit imprime multicouche et procede de production | |
JP4075673B2 (ja) | 多層プリント配線板用銅張り積層板、多層プリント配線板、多層プリント配線板の製造方法 | |
JP3903701B2 (ja) | 多層回路基板とその製造方法 | |
JP2002064270A (ja) | 回路基板とその製造方法 | |
JP4348815B2 (ja) | プリント配線基板の製造方法 | |
WO2002034023A1 (fr) | Procede de production d"une carte de circuits imprimes, carte de circuits imprimes, et materiau pour carte de circuits imprimes | |
JP2006313932A (ja) | 多層回路基板とその製造方法 | |
KR20060037238A (ko) | 회로 기판의 제조 방법 | |
WO2004064465A1 (ja) | 回路基板およびその製造方法 | |
JP3587457B2 (ja) | 回路基板とその製造方法 | |
JPWO2003009656A1 (ja) | 回路形成基板の製造方法および回路形成基板 | |
JP4161604B2 (ja) | プリント配線板とその製造方法 | |
WO2002056655A1 (fr) | Carte de circuit imprime et son procede de fabrication | |
JP3956667B2 (ja) | 回路基板およびその製造方法 | |
JP3145079B2 (ja) | 多層プリント基板の製造方法とその製造装置 | |
JP4797742B2 (ja) | 多層配線基板とその製造方法 | |
JP3982417B2 (ja) | 回路基板の製造方法 | |
JP2002151813A (ja) | プリント配線基板およびその製造方法 | |
JP4089671B2 (ja) | 回路形成基板の製造方法および回路形成基板 | |
JP3982418B2 (ja) | 回路基板の製造方法 | |
JP3705573B2 (ja) | 配線基板の製造方法 | |
JP3928560B2 (ja) | 回路基板 | |
JP5050656B2 (ja) | 回路形成基板の製造方法 | |
JP2007115951A (ja) | インターポーザ基板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005703984 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006242827 Country of ref document: US Ref document number: 10546730 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020057017222 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 20058002557 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057017222 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2005703984 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 10546730 Country of ref document: US |