WO2004097897A2 - Methods for depositing polycrystalline films with engineered grain structures - Google Patents
Methods for depositing polycrystalline films with engineered grain structures Download PDFInfo
- Publication number
- WO2004097897A2 WO2004097897A2 PCT/US2004/012239 US2004012239W WO2004097897A2 WO 2004097897 A2 WO2004097897 A2 WO 2004097897A2 US 2004012239 W US2004012239 W US 2004012239W WO 2004097897 A2 WO2004097897 A2 WO 2004097897A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- feed gas
- polycrystalline
- layer
- deposition
- containing layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/24—Deposition of silicon only
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/308—Oxynitrides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/34—Nitrides
- C23C16/345—Silicon nitride
Definitions
- This invention relates to methods for depositing polycrystalline Si- containing films and, more particularly, to methods for controlling the grain structure of such films.
- Polycrystalline silicon also known as “polysilicon” or simply “poly”
- polysilicon is widely used in the microelectronics fabrication industry and has been described as "the work horse material of advanced devices," see P. Van Zant, "Microchip Fabrication,” 4* Ed., McGraw Hill, New York, pp. 386 (2000).
- polysilicon is used in MOS gates, as load resistors in SRAM devices, trench fills, multilayer poly in EEPROMS, contact barrier layers, emitters in bipolar devices, memory cell capacitor electrodes, and as part of suicide metallization schemes.
- Typical polysilicon deposition processes take place by thermal chemical vapor deposition ("thermal CVD") in the 600°C to 650°C range, from either 100% silane or from gas streams containing silane and N or H 2 .
- thermal CVD thermal chemical vapor deposition
- a preferred embodiment involves a method for depositing a polycrystalline Si-containing film, comprising: depositing a first Si-containing layer onto a substrate, the first Si-containing layer having a first morphology; annealing the first Si-containing layer for a period of time that is effective to alter the first morphology; and depositing a second Si-containing layer onto the first Si-containing layer, the second Si-containing layer having a polycrystalline morphology different from the first morphology.
- Another preferred embodiment involves a method for depositing a polycrystalline Si-containing film, comprising: depositing a first polycrystalline Si-containing templating layer onto a substrate under first deposition conditions effective to provide the first polycrystalline Si-containing templating layer with a first degree of crystallization that is greater than 80%; and depositing a second polycrystalline Si-containing layer onto the first polycrystalline Si-containing templating layer under second deposition conditions different from the first deposition conditions, the second polycrystalline Si- containing layer having a second degree of crystallization that is at least equal to the first degree of crystallization, the first polycrystalline Si-containing templating layer and the second polycrystalline Si-containing layer together forming a Si-containing film, the Si- containing film having a polycrystalline morphology different from that of a comparable film deposited onto the substrate using the second deposition conditions without the first polycrystalline Si-containing templating layer.
- FIGURE 1 shows a flow chart illustrating a preferred deposition process.
- FIGURE 2 shows a series of cross section schematic drawings illustrating a preferred method for depositing a polysilicon film.
- FIGURE 3 shows a photomicrograph of a film deposited using silane at the same magnification as the photomicrograph shown in Figure 4.
- FIGURE 4 shows a photomicrograph of a film deposited using trisilane under the same conditions as the film shown in Figure 3.
- FIGURE 5 shows a flow chart illustrating a preferred deposition process.
- FIGURE 6 shows a series " of cross section schematic drawings illustrating a preferred method for depositing a polysilicon film.
- FIGURE 7 shows XRD spectra of polysilicon films obtained by the practice of preferred embodiments.
- FIGURE 8 shows the XRD spectra obtained for a series of control films deposited at various temperatures.
- Preferred embodiments involve the deposition of polycrystalline Si- containing films.
- Polycrystalline films have a morphology that is different from amorphous or single crystal films.
- Single crystal morphology is a crystalline structure that has a high degree of order.
- epitaxial films are single crystal films characterized by a crystal structure and orientation that is an extension of the crystal structure of the substrate upon which they are grown.
- the atoms in single crystal films are arranged in a lattice-like structure that persists over relatively long distances (on an atomic scale).
- Amorphous morphology is a non-crystalline structure having a low degree of order because the atoms lack a definite periodic arrangement.
- Polycrystalline morphology is a crystalline structure that consists of a disorderly arrangement of orderly crystals and thus has an intermediate degree of order.
- the term "polycrystalline,” as used herein, encompasses mixtures of amorphous and crystalline material, e.g., mixtures of amorphous and polycrystalline material. Such mixtures may be characterized as having a degree of crystallization that may be expressed as a percentage of crystalline material in the mixture on a volumetric basis.
- the term "polycrystalline” encompasses various polycrystalline morphologies that are not necessarily identical to one another. For example, polycrystalline morphologies may differ from one another in terms of the degree of crystallization, the size and distribution of polycrystals and/or grain boundaries, etc.
- preferred methods for depositing polycrystalline Si- containing films involve changing one or more deposition parameters during the deposition of the films in a manner that produces improved films, as compared to processes in which the deposition parameters are unchanged throughout the deposition process.
- deposition parameters are described with specificity. Following the description of these illustrative embodiments, general deposition principles applicable to preferred embodiments are described.
- a first Si-containing layer having a first morphology is deposited onto a substrate during a first stage 105.
- the first morphology may be amorphous or polycrystalline, preferably polycrystalline.
- the first Si-containing layer is annealed under conditions that alter the morphology of the first layer, e.g., convert the amorphous morphology to polycrystalline or alter the polycrystalline morphology (e.g., increase grain size or increase degree of crystallization).
- a second Si-containing layer is deposited onto the first Si-containing layer, the second Si-containing layer having a polycrystalline morphology different from the first morphology.
- the morphology of the second Si-containing layer is preferably influenced by the altered morphology of the underlying first layer created during the second stage 110.
- stages 105, 110, 115 in Figure 1 are shown as separate steps, but it will be understood by those skilled in the art that the steps may overlap to some extent, e.g., the annealing stage 110 maybe commenced during the first stage 105.
- a polysilicon film is deposited onto a substrate according to the process shown in Figure 1, as illustrated in the series of cross sectional schematic diagrams shown in Figure 2.
- Figure 2 portrays a first polysilicon layer 205 deposited onto a substrate 210 during the first stage 105.
- the substrate 210 may be virtually any material having a surface suitable to receive the deposition.
- suitable substrates include insulators, conductors, semiconductors, polycrystalline materials, non-polycrystalline materials, single crystal materials, non-single crystal materials, and amorphous materials.
- Preferred substrates include those comprising a material selected from the group consisting of polysilicon, SiO 2 , Si 3 N 4 , metal oxide (e.g., RuO 2 , HfO 2 , ZrO 2 , etc.), metal silicate (e.g., RuSiO x , HfSiO x , ZrSiO x , etc.), metal oxynitrides (e.g., RuO x N y , HfO x N y , ZrO x N y , etc.), metal silicates doped with nitrogen (e.g., RuSiO x N y , HfSiO x N y , ZrSiO x N y , etc.), metal (e.g., Pt, Ru, Ir, Cu, W, Ta, etc.) and single crystal silicon.
- metal oxide e.g., RuO 2 , HfO 2 , ZrO 2 , etc.
- the substrate 210 is SiO 2 and the first polysilicon layer 205 has a polycrystalline morphology that is preferably controlled in a chemical vapor deposition (CVD) process by controlling the deposition conditions, e.g., feed gas composition, deposition temperature, pressure, feed gas flow rate, and/or deposition time as described below.
- CVD chemical vapor deposition
- These process parameters are preferably varied in a systematic fashion in order to identify the desired deposition conditions for each particular layer.
- experimental design methods are used to determine the effect of the various process variables and combinations thereof on layer morphology. Experimental design methods per se are well-known, see e.g., Douglas C. Montgomery, "Design and Analysis of Experiments," 2 nd Ed., John Wiley and Sons, 1984.
- the process is preferably automated by computer control to ensure batch-to batch or wafer-to- wafer consistency.
- the feed gas used to deposit the first polysilicon layer 205 comprises a silicon, source, preferably a silicon source selected from the group consisting of silane, disilane, and trisilane, at a partial pressure that is preferably in the range of about 1 x 10 "6 % to about 100% of the total pressure, more preferably about 1 x 10 "4 % to about 100%, same basis.
- the feed gas may also cpmprise a carrier gas, preferably hydrogen, helium, argon, neon, nitrogen, or mixtures thereof.
- the carrier gas flow rate is typically in the range of about 5 standard liters per minute (slm) to about 60 slm.
- the feed gas flow rate is typically in the range of about 1 standard cubic centimeter per minute (seem) to about 1,000 seem for a preferred deposition chamber such as an EpsilonTM single-wafer, horizontal gas flow reactor, commercially available from ASM America, Inc. of Phoenix, Arizona.
- the total pressure in the CVD chamber during deposition is preferably in the range of about 1 Ton- to about 800 Torr, more preferably in the range of about 2 Torr to about 200 Torr, most preferably in the range of about 5 Torr to about 60 Torr.
- the deposition temperature is about 600°C or greater, more preferably in the range of about 600°C to about 750°C.
- the first silicon layer is amorphous, and is deposited at a temperature in the range of up to about 600°C, preferably in the range of about 350°C to about 600°C, more preferably about 400°C to about 550°C.
- the deposition temperature for a particular process depends to some extent on the feed gas composition. For example, deposition processes utilizing less thermally stable silicon sources such as trisilane may be conducted at lower deposition temperatures than when more thermally stable silicon sources such as silane are used. Deposition is continued for a period of time that is effective to deposit the first polysilicon layer 205 to the desired thickness. The deposition time to achieve a particular thickness depends on the other deposition parameters.
- higher deposition rates may be achieved by using higher deposition temperatures, higher feed gas flow rates, and/or a feed gas that contains a higher proportion of a less thermally stable silicon source (e.g., trisilane) and a lower proportion of a more thermally stable silicon source (e.g., silane).
- a less thermally stable silicon source e.g., trisilane
- a more thermally stable silicon source e.g., silane
- Figure 2 further portrays the polysilicon layer 215 obtained by annealing the first polysilicon layer 205 during the second stage 110.
- the annealing temperature may be the same as, or different from, the deposition temperature during the first stage 105, and is preferably about 600°C or greater, more preferably in the range of about 600°C to about 700°C.
- Annealing is continued for a period of time that is effective to alter the morphology of the first polysilicon layer 205, thereby producing an annealed polysilicon layer 215.
- annealing is preferably continued for a period of time that is effective to convert the amorphous silicon layer into the polysilicon layer 215.
- Suitable annealing times vary depending on the degree of morphology alteration desired, the thickness of the layer and the annealing temperature, and are typically in the range of about 10 seconds to about ten minutes, more preferably about 20 seconds to about five minutes. Shorter annealing times may be used at higlier annealing temperatures and when smaller degrees of morphology alteration are desired. Using these guidelines, routine experimentation may be used to select an annealing time and/or temperature for a particular deposition process, often in the context of other process considerations such as thermal budget and production rate.
- the degree of alteration of the morphology of the first polysilicon layer 205 may be determined by, e.g., X-ray diffraction (XRD), optical microscopy, scanning electron microscopy (SEM), transmission electron microscopy (TEM) (plan view or cross-sectional), and/or atomic force microscopy (AFM).
- XRD X-ray diffraction
- SEM scanning electron microscopy
- TEM transmission electron microscopy
- AFM atomic force microscopy
- Figure 2 further portrays a second polysilicon layer 220 deposited onto the annealed polysilicon layer 215 during the third stage 115.
- the deposition of the second polysilicon layer 220 may be conducted in the same general manner as described above for the deposition of the first polysilicon layer 205.
- the various deposition parameters e.g., deposition temperature, pressure, feed gas composition, feed gas flow rate and deposition time
- the various deposition parameters used to deposit the first polysilicon layer 205 during the first stage may each be the same as, or may each be different from, the corresponding deposition parameters used to deposit the second polysilicon layer 215 during the third stage.
- the feed gas composition and feed gas flow rate during the third stage 115 may be the same as, or different from, the feed gas composition and feed gas flow rate during the first deposition stage 105.
- the feed gas used for the first stage 105 is different from the feed gas used for the third stage 115.
- the feed gas flow rate during the third stage 115 is different from, and preferably higher than, the feed gas flow rate during the first stage 105, the feed gas being the same for both stages 105, 115 for that embodiment.
- the temperature and pressure during each of the three stages 105, 110, 115 may be the same as, or different than, the corresponding temperatures and pressures during each of the other two stages. In a preferred embodiment, the temperature is varied between the first, second and third stages 105, 110, 115.
- the morphology of the second Si-containing layer (e.g., the second polysilicon layer 220) is strongly influenced or controlled by the morphology created in the second stage 110 by annealing the first Si-containing layer (e.g., the first polysilicon layer 205).
- the morphology of the second Si-containing layer may be engineered in a controlled manner by controlling the deposition and annealing conditions of the first Si-containing layer during the first stage 105 and the second stage 110.
- Examples 1-12 below demonstrate that the resulting polycrystalline Si-containing film (a single functional layer containing the first and second layers) may be obtained at a lower deposition temperature by using an annealing stage as described herein, as compared to an otherwise equivalent deposition conducted without such an annealing stage.
- the annealing of the first Si-containing layer is affected by its thickness. As compared to thicker layers, thinner Si-containing layers typically can be annealed more quickly to produce higher quality polycrystalline layers.
- the first Si-containing layer has a thickness of about 500 A or less, more preferably about 200 A or less, even more preferably about 100 A or less. Film thickness may be controlled by controlling the deposition time. Trisilane is a particularly preferred silicon source for the deposition of thin Si-containing layers because the resulting layers tend to have a more uniform thickness, thus providing a more uniform base upon which to deposit the second Si-containing layer, particularly for the thin films of the preferred embodiment.
- Figure 3 shows a scanning electron microscopy (SEM) photomicrograph of a cross-sectioned polycrystalline SiGe film deposited at 600°C using silane as a silicon source and germane as a germanium source.
- the surface roughness of the SiGe film shown in Figure 3 was 226 A rms for a 10 micron x 10 micron scan area.
- Figure 4 shows an SEM photomicrograph of a cross-sectioned polycrystalline SiGe film deposited under equivalent conditions except using trisilane as a silicon source.
- the surface roughness of the SiGe film shown in Figure 4 was 18.4 A rms for a 10 micron x 10 micron scan area, demonstrating that the film deposited using trisilane had much better thickness uniformity.
- the use of trisilane also allows for faster depositions at lower deposition temperatures than traditional silicon sources such as silane.
- Trisilane may be used for the production of the first Si-containing layer and/or the second Si-containing layer, preferably both.
- the preferred embodiment illustrated by the flow chart shown in Figure 1 may be used to deposit polycrystalline films over a broad range of film thicknesses, e.g., from about 50 A to about 10,000 A, but is particularly useful for depositing polycrystalline films having a thickness of about 600 A or greater.
- High quality polycrystalline Si- containing films may be deposited by direct deposition of the polycrystalline film under a particular set of fixed deposition conditions (deposition conditions not varied over the course of the deposition) or by depositing an amorphous film, then annealing.
- thicker films e.g., polycrystalline Si-containing films having a thickness of about 600 A or greater
- the production of thick polycrystalline films by annealing a thick amorphous Si-containing film was not favored because it was difficult to achieve the desired crystalline properties, e.g., high degree of random grain orientation, small grain size, uniform grain size, and uniform grain size distribution.
- direct deposition under fixed deposition conditions generally involved an unsatisfactory trade-off between the achievement of, e.g., a particular crystalline property and another, between the use of a desirable process parameter (such as fast deposition) and the achievement of a desirable crystalline property (such as small grain size), and/or between the use of a desirable process parameter (such a fast deposition) and another desirable process parameter (such as low deposition temperature).
- a desirable process parameter such as fast deposition
- a desirable crystalline property such as small grain size
- a desirable process parameter such as low deposition temperature
- An annealed polycrystalline Si-containing layer is formed during the first and second stages 105, 110.
- the annealed polycrystalline Si-containing layer has a thickness that is less than the thickness of the second Si- containing layer.
- the annealed polycrystalline Si-containing layer preferably has a thickness of about 500 A or less, more preferably about 200 A or less, even more preferably about 100 A or less.
- the annealed polycrystalline Si-containing layer preferably functions as a crystallographic and morphological template for the subsequent deposition of the second polycrystalline Si-containing layer during the third stage 115.
- the second polycrystalline Si-containing layer may be deposited at a relatively high deposition rate during the third stage 115, in order to speed production and to make up for any deposition time lost during the annealing stage 110.
- the crystallographic and morphological properties of the second polycrystalline layer can be tuned, even when deposited in a thickness of 500 A or greater at a relatively high deposition rate, because of the favorable influence of the underlying first polycrystalline Si-containing layer.
- the thickness of the resulting polycrystalline Si-containing film (a single functional layer containing the first and second layers) is about 600 A or greater, more preferably about 1,000 A or greater.
- the first Si-containing layer is preferably relatively thin, allowing for a greater degree of control and variability over its final crystallographic and morphological properties as a function of annealing conditions.
- the properties of the first Si-containing layer may enable the second Si-containing layer to also be deposited relatively quickly while maintaining the desired crystallographic and morphological properties, despite its thickness.
- a first polycrystalline Si-containing templating layer is deposited onto a substrate during a first stage 505.
- the first polycrystalline Si-containing layer is deposited under conditions that are effective to produce a first degree of crystallization in the first polycrystalline Si-containing layer that is greater than 80%, more preferably greater than about 85%.
- a higher degree of crystallinity can be achieved by using lower deposition rates at a given temperature.
- the first polycrystalline Si-containing layer is relatively thin so that the total time to carry out the first stage is relatively short, despite the relatively slow deposition rate.
- the thickness of the first Si-containing layer is preferably in the range of from about 10 A to about 500 A, more preferably about 20 A to about 200 A, most preferably about 25 A to about 100 A.
- the feed gas preferably contains trisilane, particularly for the deposition of thin layers, to obtain the benefits of improved uniformity as illustrated in Figures 3-4 and discussed above.
- the deposition rate for the' first Si- containing templating layer typically depends strongly on the silicon source and the deposition temperature. For example, at a given deposition temperature, higher deposition rates may be achieved using trisilane than silane. Likewise, for a given silicon source, deposition rates are generally higher at higher temperatures.
- the deposition rate is preferably in the range of about one A per minute to about 2,000 A per minute, more preferably about 5 A per minute to about 500 A per minute.
- a second polycrystalline Si-containing layer is then deposited onto the first polycrystalline Si-containing templating layer during a second stage 510, under second deposition condition different from the first deposition conditions used during the first stage 505.
- the deposition rate during the second stage may be greater than the deposition rate during the first stage. Although such a faster rate would be expected to reduce the degree of crystallinity in the second layer, it has been found that the second polycrystalline Si-containing layer has a second degree of crystallization that is at least equal to the first degree of crystallization when the same deposition temperature is used for both layers.
- the morphology and the crystalline properties of the second polycrystalline Si-containing layer deposited during the second stage 510 are strongly influenced or controlled by the morphology and crystalline properties of the first polycrystalline Si-containing templating layer.
- the morphology and crystallographic properties of the second Si- containing layer may be engineered in a controlled manner by controlling the deposition conditions (e.g., deposition rate) of the first Si-containing templating layer during the first stage 505.
- the first templating layer deposited during the first stage 505 and the second layer deposited during the second stage 510 together form a single functional film that has a polycrystalline morphology that is different from a comparable film deposited using the deposition conditions employed during the second stage 510, but not deposited onto a templating layer.
- a "comparable film” is a film deposited under a fixed set of deposition conditions that has about the same thickness as the film to which it is being compared (e.g., the single film deposited during the two stage 505, 510), but which is not deposited onto a templating layer.
- the second polycrystalline Si-containing layer is relatively thick, so that a faster deposition rate may be used during the second stage 510 to deposit the second layer, more than compensating for the slower deposition rate used to deposit the thinner first layer.
- the resulting film (the single functional film containing the first and second layers) is preferably different from a comparable film deposited under the second deposition conditions but in the absence of the templating layer, and/or deposited more quickly than a comparable film having comparable crystallographic and morphological properties but deposited under fixed deposition conditions (if such a film can even be deposited using a single step process).
- the deposition rate for the second Si-containing layer is preferably about 25 A per minute or greater, more preferably about 50 A per minute or greater, even more preferably about 100 A per minute or greater.
- the second layer is preferably deposited at a rate that is at least about 10% faster than the first layer, more preferably at least about 25% faster, even more preferably at least about 50% faster.
- the second polycrystalline Si-containing layer has a degree of crystallization that is preferably greater than 80%, more preferably about 85% or greater, most preferably about 90% or greater.
- the thickness of the second Si-containing layer is preferably about 500 A or greater, more preferably about 1,000 A or greater, most preferably about 1,500 A or greater.
- a polysilicon film is deposited onto a substrate according to the process shown in Figure 5, as illustrated in the series of cross sectional schematic diagrams shown in Figure 6.
- Figure 6 portrays a first polysilicon layer 605 deposited onto a substrate 610 during the first stage 505.
- the first polysilicon layer 605 has a polycrystalline morphology that results from a relatively low deposition rate.
- the deposition rate is preferably controlled in a CVD process by the deposition temperature, pressure, feed gas composition and/or feed gas flow rate.
- the deposition temperature is about 600°C or greater, more preferably in the range of about 600°C to about 750°C, depending on the silicon source (see above).
- Lower rates of deposition are typically achieved at lower temperatures when the other deposition parameters are held constant.
- the total pressure in the CVD chamber during deposition is preferably in the range of about 1 Torr to about 800 Torr, more preferably in the range of about 2 Torr to about 200 Torr, most preferably in the range of about 5 Torr to about 60 Torr. Lower rates of deposition are typically achieved at lower deposition pressures when the other deposition parameters are held constant.
- the feed gas used to deposit the first polysilicon layer 605 comprises a silicon source, preferably a silicon source selected from the group consisting of silane, disilane, and trisilane, at a partial pressure that is preferably in the range of about 1 x 10 " % to about 100% of the total pressure, more preferably about 1 x 10 "4 % to about 100%, same basis.
- the feed gas may also comprise a carrier gas, preferably hydrogen, helium, argon, neon, nitrogen, or mixtures thereof. Lower rates of deposition are typically achieved at lower partial pressures for the silicon source when the other deposition parameters are held constant.
- the deposition rate of the first polysilicon layer 605 is primarily controlled by controlling the feed gas flow rate for a given set of deposition parameters.
- a preferred deposition chamber such as an EpsilonTM single- wafer, horizontal gas flow reactor, commercially available from ASM America, Inc. of Phoenix, Arizona
- the feed gas flow rate during deposition is typically in the range of about 1 seem to about 1,000 seem.
- routine experimentation may be used to select the deposition parameters for a particular deposition process conducted in a particular reactor, often in the context of other process considerations such as thermal budget and production rate.
- Figure 6 further portrays a second polysilicon layer 615 deposited onto the first polysilicon layer 605 during the second stage 510.
- the deposition of the second polysilicon layer 615 may be conducted in the same general manner as described above for the deposition of the first polysilicon layer 605, except that one or more deposition parameters " are manipulated to deposit the layer 615 with a degree of crystallization that is at least equal to the degree of crystallization of the first templating layer 605, and, preferably, at an increased deposition rate.
- the resulting film (containing the first and second layers 605, 615) has a polycrystalline morphology that is different from a comparable film.
- the comparable film is not deposited onto a templating layer, but otherwise is deposited under the same deposition conditions as used to deposit the second layer 615, except that the deposition time is controlled so that the comparable film has a thickness about equal to the combined thickness of the first and second layers 605, 615.
- One or more deposition parameters e.g., deposition temperature, pressure, feed gas composition and/or feed gas flow rate, are preferably manipulated in accordance with the guidelines provided above to increase the deposition rate of the second polysilicon layer 615 as compared to the first polysilicon layer 605.
- the deposition rate is primarily controlled by controlling the feed gas flow rate during the deposition of first polysilicon templating layer 605 and second polysilicon layer 615.
- the deposition temperature, pressure, and feed gas composition are kept relatively constant throughout the deposition of both layers, but the temperature, pressure and feed gas composition can also be varied for each of the layers.
- the feed gas flow rate during the first stage 505 is preferably selected to result in a relatively low deposition rate that is effective to produce a first degree of crystallization in the first polysilicon templating layer 605 that is greater than 80%, more preferably greater than about 85%.
- the feed gas flow rate for a particular process typically depends on the size and/or configuration of the reactor.
- the feed gas flow rate during deposition of the first polysilicon templating layer 605 is preferably in the range of about 1 seem to about 1,000 seem, more preferably about 1 seem to about 500 seem.
- the feed gas flow rate is then increased to deposit the second polysilicon layer 615.
- the degree of crystallization obtained in the resulting second polysilicon layer 615 is equal to or greater than that of the first polysilicon templating layer 605, preferably greater than 80%, more preferably greater than about 85%.
- the feed gas flow rate during deposition of the second polysilicon layer 615 is preferably in the range of about 25 seem to about 1,000 seem.
- the change in flow rate from the first stage 505 to the second stage 510 may be conducted in a step or series of steps, or may be ramped to change continuously in a linear or non-linear fashion.
- the deposition rate is primarily controlled by controlling the temperature and pressure during the deposition of first polysilicon layer 605 and second polysilicon layer 615.
- the feed gas composition (and, optionally, the flow rate) is kept relatively constant throughout the deposition of both layers.
- the temperature and pressure during the first stage 505 are preferably selected to result in a relatively low deposition rate that is effective to produce a first degree of crystallization in the first polysilicon templating layer 605 that is greater than 80%, more preferably greater than about 85%o.
- the mathematical product of pressure and temperature during the deposition of the first polysilicon templating layer 605 is preferably in the range of about 5,000 Torr ⁇ °C to about 30,000 Torr • °C, more preferably about 7,000 Torr • °C to about 10,000 Torr • °C.
- the temperature and/or pressure are then increased in this embodiment to deposit the, second polysilicon layer 615.
- the mathematical product of pressure and temperature is preferably at least about 4,500 Torr • °C, more preferably at least about 5,500 Torr • °C, even more preferably at least about 7,500 Torr • °C.
- the degree of crystallization obtained in the resulting second polysilicon layer 615 is equal to or greater than that of the first polysilicon templating layer 605, preferably greater than 80%, more preferably greater than about 85%.
- the change in pressure and/or temperature from the first stage 505 to the second stage 510 may be conducted in a step or series of steps, or may be ramped to change continuously in a linear or non-linear fashion.
- feed gas composition is varied over the course of the deposition.
- the feed gas composition in one stage e.g., the first stage 105, 505
- the feed gas composition may also be varied within a particular stage.
- the feed gas composition may be varied in a stepwise or continuous fashion, and is preferably used to accomplish specific goals, e.g., to achieve a desired thickness or deposition rate for a film having the desired crystallographic and morphological properties.
- the first Si-containing templating layer is deposited using a first feed gas that comprises trisilane.
- a first feed gas that comprises trisilane.
- the use of trisilane to deposit thin films enables greater layer uniformity and higher deposition rates at temperatures below 650°C, as compared to silane. More preferably, at least about 50%, even more preferably at least about 75%, of the silicon source in the first feed gas is trisilane, by weight based on total silicon source weight.
- the second Si-containing layer is then deposited onto the first Si-containing layer using a second feed gas different from the first feed gas.
- the second feed gas comprises trisilane in an amount that is different from the amount in the first feed gas.
- the second feed gas may comprise a mixture of trisilane and silane, or maybe substantially free of trisilane.
- Deposition of Si-containing films may be suitably conducted according to the various chemical vapor deposition (CVD) methods known to those skilled in the art, but the greatest benefits are obtained when deposition is conducted according to the improved CVD process techniques taught herein.
- the disclosed processes may be suitably practiced by employing CVD, including plasma-enhanced chemical vapor deposition (PECVD) or thermal CVD, utilizing a feed gas comprising a silicon source to deposit a Si- containing film onto a substrate contained within the CVD chamber. Deposition may take place onto virtually any amorphous or crystalline substrate.
- Preferred substrates include those comprising a material selected from the group consisting of polysilicon, SiO , Si 3 N 4 , metal oxide (e.g., RuO 2 , HfO 2 , ZrO 2 , etc.), metal silicate (e.g., RuSiO x , HfSiO x , ZrSiO x , etc.), metal oxynitrides (e.g., RuO x N y , HfO x N y , ZrO x N y , etc.), metal silicates doped with nitrogen (e.g., RuSiO x N y , HfSiO x N y , ZrSiO x N y , etc.), metal (e.g., Pt, Ru, rr, Cu, W, Ta, etc.) and single crystal silicon.
- metal oxide e.g., RuO 2 , HfO 2 , ZrO 2 , etc.
- a suitable manifold may be used to supply feed gas(es) to the CVD chamber.
- the feed gas can also include carrier gases, preferably hydrogen, helium, argon, neon, or nitrogen.
- trisilane is introduced to the chamber by way of a bubbler used with a carrier gas to entrain trisilane vapor, more preferably a temperature controlled bubbler.
- the gas flow in the CVD chamber is horizontal, most preferably the chamber is a single-wafer, horizontal gas flow reactor, preferably radiatively heated.
- Suitable reactors of this type are commercially- available, and preferred models include the EpsilonTM series of single wafer epitaxial reactors commercially available from ASM America, Inc. of Phoenix, Arizona. While the processes described herein can also be employed in alternative reactors, such as a showerhead arrangement, benefits in increased uniformity and deposition rates have been found particularly effective in the horizontal, single-pass, laminar gas flow arrangement of the EpsilonTM chambers.
- SiGe SiGeC
- SiN SiON
- SiON silicon-oxide-semiconductor
- the composition of the feed gas may be adjusted to produce a Si- containing film containing the desired element or elements.
- Doped polysilicon, Si- containing alloys, e.g., SiGe, SiGeC, SiN, SiON, and doped versions thereof, may be suitably deposited by including a silicon source and a source of the desired element(s) in the feed gas, in amounts effective to produce a film having the desired stoichiometry, as determined by routine experimentation. Amounts may be controlled by controlling the partial pressures of each of the gaseous components in the feed gas and/or deposition chamber, as determined by routine experimentation.
- the composition of the feed gas may be varied within a stage and/or from stage to stage in the process, in a continuous or stepwise manner.
- the feed gas preferably comprises a silicon source and one or more precursors selected from the group consisting of germanium source, carbon source, boron source, gallium source, indium source, arsenic source, phosphorous source, antimony source, nitrogen source and oxygen source.
- Such sources include: silane, disilane, trisilane, tetrasilane, and mixtures thereof as silicon sources; germane, digermane and trigermane as germanium sources; NF 3 , ammonia, hydrazine, atomic nitrogen, and mixtures thereof as nitrogen sources; various hydrocarbons and mixtures thereof, e.g., methane, ethane, propane, etc.
- carbon sources monosilylmethane, disilylmethane, trisilylmethane, tetrasiiyhnethane and mixtures thereof as sources of both carbon and silicon; N 2 O and NO as sources of both nitrogen and oxygen; and various dopant precursors as sources of dopants such as antimony, arsenic, boron, gallium, indium and phosphorous.
- the total pressure in the CVD chamber is suitably in the range of about 0.001 Torr to about 800 Torr, preferably in the range of about 0.1 Torr to about 200 Torr, more preferably in the .range of about 1 Torr to about 80 Torr.
- LPCVD low pressure CVD
- the partial pressure of the silicon source or mixture thereof is preferably in the range of about I X 10 "6 % to about 100% of the total pressure, more preferably about 1 X 10 "4 % to about 100%, same basis.
- the partial pressure of each of the other precursors, if any, is typically in the range of from 0%> to about 50% of the total pressure, depending on the type of precursor and the amount of the particular element in the precursor to be incorporated into the resulting film.
- Incorporation of dopants into Si-containing films by CVD using a silicon source is preferably accomplished by in situ doping using gas phase dopant precursors.
- Precursors for electrically active dopants include diborane, deuterated diborane, phosphine, arsenic vapor, and arsine.
- Silylphosphines e.g., (H 3 Si) 3-x PR x
- SbH 3 , SbD 3 , and trimethylindium are preferred sources of antimony and indium, respectively.
- dopant precursors are useful for the preparation of preferred films as described above, preferably boron-, phosphorous-, antimony-, indium-, and arsenic-doped silicon, SiC, SiGe and SiGeC films and alloys.
- Typical concentrations of dopant precursors in the feed gas can be in the range of about 1 part per million (ppm) to about 1%) by weight based on total feed gas weight, although higher or lower amounts are sometimes preferred in order to achieve the desired property in the resulting film.
- dilute mixtures of dopant precursor in a carrier gas can be delivered to the reactor via a mass flow controller with set points ranging from about 10 to about 200 seem, depending on desired dopant concentration and dopant gas concentration.
- the dilute mixture is preferably further diluted by mixing with silicon source (e.g., trisilane) and any silicon source carrier gas. Since typical total flow rates for deposition in the preferred EpsilonTM series reactors often range from about 20 standard liters per minute (slm) to about 180 slm, the concentration of the dopant precursor used in such a method is usually very small.
- a series of films was deposited under the deposition conditions shown in Table 1, as follows: A SiO 2 substrate was placed into an EpsilonTM E-2500 reactor and heated to a temperature of about 750°C under flowing hydrogen (20 slm) and at a pressure of about 20 Torr. A first layer of polysilicon (about 100 A) was deposited onto the substrate by introducing a feed gas containing hydrogen and trisilane to the reactor at a first flow rate of about 20 seem (bubbler at 22°C, trisilane flow rate about 0.03 grams per minute) or about 92 seem (bubbler at 22°C, trisilane flow rate about 0.14 grams per minute), as shown in Table 1, for about 15 seconds.
- the feed gas was then turned off and the first polysilicon layer was annealed for about 60 seconds as the substrate was allowed to cool from 750°C to about 630°C or 680°C (as shown in Table 1) at 20 Torr to alter the morphology of the first polysilicon layer.
- the feed gas was then turned on and a second polysilicon layer was deposited onto the annealed polysilicon layer at a second flow rate of 20 seem (bubbler at 22°C, 20 slm hydrogen) or 92 seem (bubbler at 22°C, 20 slm hydrogen) at 630°C or 680°C and 20 Torr for the deposition time shown in Table 1.
- the resulting polysilicon films (comprising the annealed first polysilicon layer and the second polysilicon layer) had the thickness values shown in Table 1.
- the microstructure of these polysilicon films were then determined by XRD as shown in Figure 7. The sharp peaks in the XRD spectrum shown in Figure 7 show that the polysilicon films, deposited at 630°C or 680°C, had a highly polycrystalline microstructure.
- EXAMPLE 13 A HfO 2 substrate is placed into an EpsilonTM E-2500 reactor and heated to a temperature of about 575°C under flowing nitrogen (10 slm) and at a pressure of about 10 Torr. A first layer of amorphous silicon (about 20 A) is deposited onto the substrate by introducing a feed gas containing hydrogen and trisilane to the reactor at a flow rate of 10 seem (bubbler) for about 30 seconds. The feed gas is then turned off and the amorphous first silicon layer is annealed for about 240 seconds at 575°C and 10 Torr to alter the morphology of the as-deposited layer, thereby forming an annealed polysilicon layer.
- the feed gas is then turned on and a second polysilicon layer is deposited onto the annealed polysilicon layer using the same feed gas but at a flow rate of 90 seem (bubbler) at 575°C and 20 Torr for about two minutes.
- the microstructure of the resulting polysilicon film (comprising the annealed polysilicon layer and the second polysilicon layer) is then determined by XRD and found to have a greater degree of crystallization than that of a control film deposited under the same conditions except in a continuous manner, without annealing.
- a SiGe-containing film was deposited onto a SiO 2 substrate (without a nucleation layer) at a temperature of 600°C using silane and germane as precursors.
- the silane flow rate was 20 seem.
- the germane was provided as a 1.5% mixture in hydrogen at 65 seem.
- Hydrogen carrier gas was used at a flow rate of 20 slm, the deposition pressure was 80 Torr, and the deposition was carried out for about 20 minutes.
- the surface roughness of the resulting SiGe film was 226 A rms for a 10 micron x 10 micron scan area.
- Scanning electron microscopy (SEM) of the SiGe film revealed pyramidal, faceted grains indicative of an island-type deposition, as demonstrated in the SEM photomicrograph shown in Figure 3.
- a SiGe-containing film was deposited at 600°C as described in Example 14, except that trisilane was used in place of silane.
- the deposition pressure was 40 Torr, the hydrogen carrier flow rate was 20 slm and the germane was provided to the reactor as a 10%o mixture in hydrogen.
- Trisilane was provided in the form of a feed gas containing hydrogen and trisilane at a flow rate of about 77 seem (bubbler at 22°C, trisilane flow rate about 0.12 grams per minute) and the deposition was carried out for about two minutes.
- the surface roughness of the resulting SiGe film was 18.4 A rms for a 10 micron x 10 micron scan area. SEM of the SiGe film revealed a much more uniform surface, as demonstrated in the SEM photomicrograph shown in Figure 4 (same magnification as Figure 3).
- EXAMPLE 16 [0048] A Si 3 N 4 substrate is placed into an EpsilonTM E-2500 reactor and heated to a temperature of about 650°C under flowing nitrogen (20 slm) and at a pressure of about 20 Torr. A first polyilicon templating layer (about 30 A) is deposited onto the substrate under first deposition conditions by introducing a feed gas containing hydrogen and trisilane to the reactor at a flow rate of 10 seem (bubbler at 22°C, trisilane flow rate about 0.015 grams per minute) for about 15 seconds.
- a second polysilicon layer is then deposited onto the first polysilicon layer under second deposition conditions by ramping the feed gas flow rate up to about 100 seem over the course of 30 seconds and then maintaining that flow rate for an additional 60 seconds to deposit a film having a total thickness (sum of first layer and second layer) of about 900 A.
- the microstructure of the resulting polysilicon film (comprising the first polysilicon layer and the second polysilicon layer) is then examined by XRD.
- the size, number and intensity of peaks in the XRD spectrum is different from that of a comparable film (see Example 17 below) deposited onto a Si 3 N 4 substrate using the second deposition conditions (except deposition time) without the first Si-containing templating layer, and thus the polycrystalline morphology of this film is different from that of the comparable film.
- EXAMPLE 17 (COMPARATIVE ' ) [0049] A comparable film is deposited onto a Si 3 N 4 substrate using the deposition conditions described in Example 16 for the deposition of the second polysilicon layer, except that the deposition time is increased to produce a film thickness of about 900 A (about equal to film thickness in Example 16). The microstructure of this comparable film is then determined by XRD. The size, number and intensity of peaks in the XRD spectrum is different from that of the film described in Example 16 above.
- EXAMPLE 18 [0050] A SiO 2 substrate is placed into an EpsilonTM E-2500 reactor and heated to a temperature of about 650°C under flowing hydrogen (10 standard liters per minute) and at a pressure of about 20 Torr. A first layer of polysilicon (about 75 A) is deposited onto the substrate by introducing a first feed gas containing hydrogen and trisilane to the reactor at an initial flow rate of 10 seem (bubbler at 22°C, trisilane flow rate about 0.015 grams per minute) that is ramped up to 50 seem over 20 seconds. The feed gas is then turned off and the polysilicon layer is annealed for about 20 seconds at 650°C and 20 Torr to alter the morphology and crystalline structure of the polysilicon layer.
- a second feed gas containing hydrogen (20 slm) and silane (200 seem) is then introduced to the reactor for about 1 minute to deposit a second polysilicon layer onto the first layer.
- the microstructure and morphology of the resulting polysilicon film (comprising the annealed polysilicon layer and the second polysilicon layer) are then measured by XRD and AFM.
- the resulting polysilicon film is found to have a greater degree of crystallization than that of a control film deposited under the same conditions except without annealing the first layer.
- EXAMPLE 19 A SiO substrate is placed into an EpsilonTM E-2500 reactor and heated to a temperature of about 650°C under flowing hydrogen (10 standard liters per minute) and at a pressure of about 20 Torr. A thin layer of polysilicon (about 50 A) is deposited onto the substrate by introducing a first feed gas containing hydrogen and trisilane to the reactor at an flow rate of 25 seem (bubbler at 22°C, trisilane flow rate about 0.03 grams per minute). The feed gas is then turned off and the polysilicon layer is annealed for about 30 seconds at 650°C and 20 Torr to alter the morphology and crystalline structure of the polysilicon layer.
- a second feed gas containing hydrogen (20 slm) and trisilane is then introduced to the reactor at a flow rate of 45 seem (bubbler at 22°C, trisilane flow rate about 0.06 grams per minute) for about 2 minutes to deposit a second polysilicon layer onto the first layer.
- the microstructure and morphology of the resulting polysilicon film (comprising the annealed polysilicon layer and the second polysilicon layer) are then measured using XRD. The size, number and intensity of peaks in the XRD spectrum are different from that of a comparable film deposited under the same conditions except without annealing the first layer.
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006513177A JP4728953B2 (ja) | 2003-04-24 | 2004-04-21 | 多結晶Si含有膜の堆積方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/424,207 | 2003-04-24 | ||
| US10/424,207 US7005160B2 (en) | 2003-04-24 | 2003-04-24 | Methods for depositing polycrystalline films with engineered grain structures |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2004097897A2 true WO2004097897A2 (en) | 2004-11-11 |
| WO2004097897A3 WO2004097897A3 (en) | 2005-08-04 |
Family
ID=33299303
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2004/012239 Ceased WO2004097897A2 (en) | 2003-04-24 | 2004-04-21 | Methods for depositing polycrystalline films with engineered grain structures |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7005160B2 (enExample) |
| JP (1) | JP4728953B2 (enExample) |
| WO (1) | WO2004097897A2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI464802B (zh) * | 2010-09-30 | 2014-12-11 | Tokyo Electron Ltd | 藉由化學氣相沉積之低溫介電膜形成 |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101027485B1 (ko) | 2001-02-12 | 2011-04-06 | 에이에스엠 아메리카, 인코포레이티드 | 반도체 박막 증착을 위한 개선된 공정 |
| US7026219B2 (en) | 2001-02-12 | 2006-04-11 | Asm America, Inc. | Integration of high k gate dielectric |
| JP5005170B2 (ja) * | 2002-07-19 | 2012-08-22 | エーエスエム アメリカ インコーポレイテッド | 超高品質シリコン含有化合物層の形成方法 |
| US7186630B2 (en) * | 2002-08-14 | 2007-03-06 | Asm America, Inc. | Deposition of amorphous silicon-containing films |
| US20040224533A1 (en) * | 2003-05-07 | 2004-11-11 | Yao-Hui Huang | Method for increasing polysilicon granin size |
| US7358197B2 (en) * | 2003-10-23 | 2008-04-15 | United Microelectronics Corp. | Method for avoiding polysilicon film over etch abnormal |
| US20060084283A1 (en) * | 2004-10-20 | 2006-04-20 | Paranjpe Ajit P | Low temperature sin deposition methods |
| US7314796B2 (en) * | 2004-12-17 | 2008-01-01 | Macronix International Co., Ltd. | Methods for reducing wordline sheet resistance |
| TWI262550B (en) * | 2005-10-14 | 2006-09-21 | Ind Tech Res Inst | Element with a low temperature poly-Si film, method of direct poly-Si deposition at low temperature and inductively-coupled plasma chemical vapor deposition |
| WO2007075369A1 (en) * | 2005-12-16 | 2007-07-05 | Asm International N.V. | Low temperature doped silicon layer formation |
| JP2009521801A (ja) * | 2005-12-22 | 2009-06-04 | エーエスエム アメリカ インコーポレイテッド | ドープされた半導体物質のエピタキシャル堆積 |
| KR100757327B1 (ko) * | 2006-10-16 | 2007-09-11 | 삼성전자주식회사 | 불 휘발성 메모리 소자의 형성 방법 |
| US7749802B2 (en) * | 2007-01-09 | 2010-07-06 | International Business Machines Corporation | Process for chemical vapor deposition of materials with via filling capability and structure formed thereby |
| EP2030958B1 (en) * | 2007-08-27 | 2013-04-10 | Rohm and Haas Electronic Materials LLC | Method for producing polycrystalline monolithic magnesium aluminate spinels |
| KR101012102B1 (ko) * | 2008-05-02 | 2011-02-07 | 주식회사 유진테크 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
| KR101012103B1 (ko) * | 2008-05-02 | 2011-02-07 | 주식회사 유진테크 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
| KR20090115357A (ko) * | 2008-05-02 | 2009-11-05 | 주식회사 유진테크 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
| KR101110079B1 (ko) * | 2009-04-28 | 2012-02-24 | 주식회사 유진테크 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
| US8895435B2 (en) * | 2011-01-31 | 2014-11-25 | United Microelectronics Corp. | Polysilicon layer and method of forming the same |
| FR2999801B1 (fr) * | 2012-12-14 | 2014-12-26 | Soitec Silicon On Insulator | Procede de fabrication d'une structure |
| JP6059085B2 (ja) * | 2013-05-27 | 2017-01-11 | 東京エレクトロン株式会社 | トレンチを充填する方法及び処理装置 |
| US10483152B2 (en) | 2014-11-18 | 2019-11-19 | Globalwafers Co., Ltd. | High resistivity semiconductor-on-insulator wafer and a method of manufacturing |
| US10224233B2 (en) | 2014-11-18 | 2019-03-05 | Globalwafers Co., Ltd. | High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed by He-N2 co-implantation |
| EP4120320A1 (en) | 2015-03-03 | 2023-01-18 | GlobalWafers Co., Ltd. | Charge trapping polycrystalline silicon films on silicon substrates with controllable film stress |
| US10332782B2 (en) | 2015-06-01 | 2019-06-25 | Globalwafers Co., Ltd. | Method of manufacturing silicon germanium-on-insulator |
| CN117198983A (zh) | 2015-11-20 | 2023-12-08 | 环球晶圆股份有限公司 | 使半导体表面平整的制造方法 |
| WO2017214084A1 (en) | 2016-06-08 | 2017-12-14 | Sunedison Semiconductor Limited | High resistivity single crystal silicon ingot and wafer having improved mechanical strength |
| US10269617B2 (en) | 2016-06-22 | 2019-04-23 | Globalwafers Co., Ltd. | High resistivity silicon-on-insulator substrate comprising an isolation region |
| JP7123182B2 (ja) | 2018-06-08 | 2022-08-22 | グローバルウェーハズ カンパニー リミテッド | シリコン箔層の移転方法 |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4707197A (en) | 1984-08-02 | 1987-11-17 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method of producing a silicide/Si heteroepitaxial structure, and articles produced by the method |
| US4631804A (en) | 1984-12-10 | 1986-12-30 | At&T Bell Laboratories | Technique for reducing substrate warpage springback using a polysilicon subsurface strained layer |
| JP2592238B2 (ja) | 1986-06-24 | 1997-03-19 | セイコー電子工業株式会社 | 薄膜トランジスタの製造方法 |
| KR900007686B1 (ko) | 1986-10-08 | 1990-10-18 | 후지쓰 가부시끼가이샤 | 선택적으로 산화된 실리콘 기판상에 에피택셜 실리콘층과 다결정 실리콘층을 동시에 성장시키는 기상 증착방법 |
| JPH01268064A (ja) * | 1988-04-20 | 1989-10-25 | Hitachi Ltd | 多結晶シリコン薄膜の形成方法 |
| US5091761A (en) | 1988-08-22 | 1992-02-25 | Hitachi, Ltd. | Semiconductor device having an arrangement of IGFETs and capacitors stacked thereover |
| JPH02225399A (ja) | 1988-11-11 | 1990-09-07 | Fujitsu Ltd | エピタキシャル成長方法および成長装置 |
| JP3193402B2 (ja) * | 1990-08-31 | 2001-07-30 | 株式会社日立製作所 | 半導体装置の製造方法 |
| KR100209856B1 (ko) | 1990-08-31 | 1999-07-15 | 가나이 쓰도무 | 반도체장치의 제조방법 |
| US5504704A (en) | 1990-10-29 | 1996-04-02 | Nec Corporation | Semiconductor memory device |
| US5849601A (en) | 1990-12-25 | 1998-12-15 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device and method for manufacturing the same |
| US5110757A (en) | 1990-12-19 | 1992-05-05 | North American Philips Corp. | Formation of composite monosilicon/polysilicon layer using reduced-temperature two-step silicon deposition |
| JP3181357B2 (ja) | 1991-08-19 | 2001-07-03 | 株式会社東芝 | 半導体薄膜の形成方法および半導体装置の製造方法 |
| JPH0562911A (ja) | 1991-09-04 | 1993-03-12 | Fujitsu Ltd | 半導体超格子の製造方法 |
| JPH05166729A (ja) * | 1991-12-12 | 1993-07-02 | Mitsubishi Electric Corp | 薄膜形成方法 |
| US5231056A (en) | 1992-01-15 | 1993-07-27 | Micron Technology, Inc. | Tungsten silicide (WSix) deposition process for semiconductor manufacture |
| JP3165324B2 (ja) * | 1994-04-13 | 2001-05-14 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JPH07249618A (ja) | 1994-03-14 | 1995-09-26 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP3357456B2 (ja) * | 1994-05-12 | 2002-12-16 | 株式会社日立製作所 | 半導体集積回路装置の製造方法および半導体集積回路装置 |
| JP3258817B2 (ja) * | 1994-05-20 | 2002-02-18 | 三洋電機株式会社 | ゲート電極の作製方法 |
| US5677236A (en) | 1995-02-24 | 1997-10-14 | Mitsui Toatsu Chemicals, Inc. | Process for forming a thin microcrystalline silicon semiconductor film |
| US5786027A (en) | 1996-02-14 | 1998-07-28 | Micron Technology, Inc. | Method for depositing polysilicon with discontinuous grain boundaries |
| JP2795313B2 (ja) | 1996-05-08 | 1998-09-10 | 日本電気株式会社 | 容量素子及びその製造方法 |
| JP3102772B2 (ja) * | 1997-01-31 | 2000-10-23 | 三洋電機株式会社 | シリコン系半導体薄膜の製造方法 |
| US6268068B1 (en) * | 1998-10-06 | 2001-07-31 | Case Western Reserve University | Low stress polysilicon film and method for producing same |
| US6107147A (en) | 1998-12-18 | 2000-08-22 | Texas Instruments Incorporated | Stacked poly/amorphous silicon gate giving low sheet resistance silicide film at submicron linewidths |
| JP4314716B2 (ja) * | 2000-03-03 | 2009-08-19 | 日立電線株式会社 | 結晶シリコン薄膜光起電力素子 |
| US6252295B1 (en) | 2000-06-19 | 2001-06-26 | International Business Machines Corporation | Adhesion of silicon carbide films |
| JP4710187B2 (ja) * | 2000-08-30 | 2011-06-29 | ソニー株式会社 | 多結晶シリコン層の成長方法および単結晶シリコン層のエピタキシャル成長方法 |
| US6613695B2 (en) * | 2000-11-24 | 2003-09-02 | Asm America, Inc. | Surface preparation prior to deposition |
| KR101027485B1 (ko) * | 2001-02-12 | 2011-04-06 | 에이에스엠 아메리카, 인코포레이티드 | 반도체 박막 증착을 위한 개선된 공정 |
| JP2002280309A (ja) * | 2001-03-19 | 2002-09-27 | Toshiba Corp | 薄膜形成方法 |
| JP2003092419A (ja) * | 2001-09-19 | 2003-03-28 | Hitachi Cable Ltd | シリコン結晶薄膜半導体装置およびその製造方法 |
-
2003
- 2003-04-24 US US10/424,207 patent/US7005160B2/en not_active Expired - Lifetime
-
2004
- 2004-04-21 JP JP2006513177A patent/JP4728953B2/ja not_active Expired - Lifetime
- 2004-04-21 WO PCT/US2004/012239 patent/WO2004097897A2/en not_active Ceased
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI464802B (zh) * | 2010-09-30 | 2014-12-11 | Tokyo Electron Ltd | 藉由化學氣相沉積之低溫介電膜形成 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20040213907A1 (en) | 2004-10-28 |
| JP2006524439A (ja) | 2006-10-26 |
| US7005160B2 (en) | 2006-02-28 |
| JP4728953B2 (ja) | 2011-07-20 |
| WO2004097897A3 (en) | 2005-08-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7005160B2 (en) | Methods for depositing polycrystalline films with engineered grain structures | |
| US8921205B2 (en) | Deposition of amorphous silicon-containing films | |
| JP4224847B2 (ja) | 半導体膜の改良された堆積方法 | |
| JP5571287B2 (ja) | 化学気相成長によって置換的に炭素でドーピングされた結晶性Si含有材料を製造する方法 | |
| TWI405248B (zh) | 沉積摻雜碳之磊晶半導體層之方法、沉積半導體材料的方法與裝置及在反應腔室中之基板上形成電晶體設備之方法 | |
| US20080026149A1 (en) | Methods and systems for selectively depositing si-containing films using chloropolysilanes | |
| WO2006107532A2 (en) | Single wafer thermal cvd processes for hemispherical grained silicon and nano-crystalline grain-sized polysilicon | |
| EP4667616A1 (en) | Method for the formation of thin films using two types of silicon precursor | |
| EP1887617B1 (en) | Deposition method over mixed substrates using trisilane |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| WWE | Wipo information: entry into national phase |
Ref document number: 2006513177 Country of ref document: JP |
|
| 122 | Ep: pct application non-entry in european phase |