WO2003025848A1 - Memory card and its initial setting method - Google Patents

Memory card and its initial setting method Download PDF

Info

Publication number
WO2003025848A1
WO2003025848A1 PCT/JP2002/004460 JP0204460W WO03025848A1 WO 2003025848 A1 WO2003025848 A1 WO 2003025848A1 JP 0204460 W JP0204460 W JP 0204460W WO 03025848 A1 WO03025848 A1 WO 03025848A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
abnormality
rom
found
stored
Prior art date
Application number
PCT/JP2002/004460
Other languages
English (en)
French (fr)
Inventor
Hidefumi Oodate
Atsushi Shiraishi
Shigeo Kurakata
Kunihiro Katayama
Motoki Kanamori
Original Assignee
Renesas Technology Corp.
Hitachi Ulsi Systems Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2001-278138 priority Critical
Priority to JP2001278138A priority patent/JP4173297B2/ja
Application filed by Renesas Technology Corp., Hitachi Ulsi Systems Co., Ltd. filed Critical Renesas Technology Corp.
Publication of WO2003025848A1 publication Critical patent/WO2003025848A1/ja

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/20Initialising; Data preset; Chip identification
PCT/JP2002/004460 2001-09-13 2002-05-08 Memory card and its initial setting method WO2003025848A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2001-278138 2001-09-13
JP2001278138A JP4173297B2 (ja) 2001-09-13 2001-09-13 メモリカード

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR10-2004-7003714A KR20040044913A (ko) 2001-09-13 2002-05-08 메모리 카드 및 그 초기 설정 방법
US10/484,043 US7305589B2 (en) 2001-09-13 2002-05-08 Memory card and its initial setting method
US11/877,500 US7549086B2 (en) 2001-09-13 2007-10-23 Memory card and its initial setting method
US12/412,117 US8051331B2 (en) 2001-09-13 2009-03-26 Memory card and its initial setting method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/877,500 Continuation US7549086B2 (en) 2001-09-13 2007-10-23 Memory card and its initial setting method

Publications (1)

Publication Number Publication Date
WO2003025848A1 true WO2003025848A1 (en) 2003-03-27

Family

ID=19102549

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/004460 WO2003025848A1 (en) 2001-09-13 2002-05-08 Memory card and its initial setting method

Country Status (5)

Country Link
US (3) US7305589B2 (ja)
JP (1) JP4173297B2 (ja)
KR (1) KR20040044913A (ja)
CN (2) CN101197191B (ja)
WO (1) WO2003025848A1 (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1733555A2 (en) * 2004-02-23 2006-12-20 Lexar Media, Inc. Secure compact flash
EP1632952A3 (en) * 2004-08-16 2008-01-23 Saifun Semiconductors Ltd. A non-volatile memory device controlled by a micro-controller

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005327286A (ja) * 2004-05-12 2005-11-24 Samsung Electronics Co Ltd メインデータを安全にローディングするためのメモリシステムおよびメインデータローディング方法
US7258100B2 (en) * 2004-08-03 2007-08-21 Bruce Pinkston Internal combustion engine control
JP2006276967A (ja) * 2005-03-28 2006-10-12 Renesas Technology Corp 半導体装置
CN100373404C (zh) * 2005-09-13 2008-03-05 北京中星微电子有限公司 一种初始化存储卡的方法
CN100465909C (zh) * 2006-06-02 2009-03-04 上海思必得通讯技术有限公司 产品中闪存初始化过程遍历数据进行查错的方法
CN100465910C (zh) * 2006-06-02 2009-03-04 上海思必得通讯技术有限公司 对产品中闪存数据的防错、纠错方法
JP2007334813A (ja) * 2006-06-19 2007-12-27 Nec Electronics Corp メモリ制御回路及びデータ書き換え方法
KR100884239B1 (ko) 2007-01-02 2009-02-17 삼성전자주식회사 메모리 카드 시스템 및 그것의 백그라운드 정보 전송 방법
KR100855994B1 (ko) * 2007-04-04 2008-09-02 삼성전자주식회사 플래시 메모리 장치 및 그 구동방법
CN101425336B (zh) * 2007-11-01 2011-05-25 英华达(上海)科技有限公司 烧录与比对方法
US7711869B1 (en) * 2007-12-20 2010-05-04 Emc Corporation Method for communicating plural signals generated at a source to a remote destination through a single wire
US7969803B2 (en) 2008-12-16 2011-06-28 Macronix International Co., Ltd. Method and apparatus for protection of non-volatile memory in presence of out-of-specification operating voltage
US8495423B2 (en) * 2009-08-11 2013-07-23 International Business Machines Corporation Flash-based memory system with robust backup and restart features and removable modules
US8578086B2 (en) * 2009-09-25 2013-11-05 Intel Corporation Memory link initialization
US20120092044A1 (en) * 2010-10-13 2012-04-19 Ability Enterprise Co., Ltd. Circuit for swapping a memory card in an electronic device
CN102520222A (zh) * 2011-10-28 2012-06-27 宁波三星电气股份有限公司 电能表系统抗干扰控制方法
KR102031661B1 (ko) * 2012-10-23 2019-10-14 삼성전자주식회사 데이터 저장 장치 및 컨트롤러, 그리고 데이터 저장 장치의 동작 방법
CN103927131B (zh) * 2014-03-25 2017-02-15 四川和芯微电子股份有限公司 同步闪存u盘的启动方法及其控制系统
KR101445105B1 (ko) * 2014-05-16 2014-10-06 주식회사 피앤티세미 비휘발성 메모리를 내장한 마이크로 컨트롤러의 초기시동장치
CN106683703A (zh) * 2017-03-15 2017-05-17 珠海格力电器股份有限公司 一种数据读取方法、集成电路及芯片
US10305470B1 (en) * 2018-07-09 2019-05-28 Winbond Electronics Corp. Circuit for recovering from power loss and electronic device using the same circuit and method thereof
CN109036494A (zh) * 2018-07-20 2018-12-18 江苏华存电子科技有限公司 一种快速检测闪存瑕疵的方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61278992A (en) * 1985-06-04 1986-12-09 Toppan Moore Co Ltd Ic card having failure inspecting function
JPH08129629A (ja) * 1994-11-02 1996-05-21 Dainippon Printing Co Ltd メモリチェック機能をもった情報記録媒体

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4414665A (en) * 1979-11-21 1983-11-08 Nippon Telegraph & Telephone Public Corp. Semiconductor memory device test apparatus
JPH0574789B2 (ja) * 1984-05-23 1993-10-19 Advantest Corp
JPH06214897A (ja) * 1992-12-14 1994-08-05 E Syst Inc 誤り状態検出時に周辺装置に記憶したデータの損失を最少にする方法
US5301161A (en) * 1993-01-12 1994-04-05 Intel Corporation Circuitry for power supply voltage detection and system lockout for a nonvolatile memory
US5710741A (en) * 1994-03-11 1998-01-20 Micron Technology, Inc. Power up intialization circuit responding to an input signal
JPH08129631A (ja) 1994-11-01 1996-05-21 Dainippon Printing Co Ltd Icカード及びicカード発行装置
FR2745924B1 (fr) * 1996-03-07 1998-12-11 Bull Cp8 Circuit integre perfectionne et procede d'utilisation d'un tel circuit integre
US5831460A (en) * 1997-02-26 1998-11-03 Xilinx, Inc. Power-on reset circuit with separate power-up and brown-out trigger levels
US5883532A (en) * 1997-03-25 1999-03-16 Analog Devices, Inc. Power-on reset circuit based upon FET threshold level
US5898634A (en) * 1997-06-17 1999-04-27 Micron Technology, Inc. Integrated circuit with supply voltage detector
JP2000021193A (ja) * 1998-07-01 2000-01-21 Fujitsu Ltd メモリ試験方法及び装置並びに記憶媒体
US6157579A (en) * 1998-07-31 2000-12-05 Stmicroelectronics S.R.L. Circuit for providing a reading phase after power-on-reset
KR100308479B1 (ko) * 1998-08-11 2001-11-01 윤종용 컴퓨터 시스템 내에서 부트-업 메모리로 사용되는 플래시 메모리 장치 및 그것의 데이터 읽기 방법
FR2784763B1 (fr) * 1998-10-16 2001-10-19 Gemplus Card Int Composant electronique et procede pour masquer l'execution d'instructions ou la manipulation de donnees
US6823485B1 (en) * 1998-11-05 2004-11-23 Hitachi, Ltd. Semiconductor storage device and test system
JP2000215112A (ja) * 1998-11-20 2000-08-04 Sony Computer Entertainment Inc 電子機器及び低電圧検出方法
JP2001222690A (ja) 2000-02-08 2001-08-17 Nec Infrontia Corp Pos装置におけるicカードの情報処理方法
US6629047B1 (en) * 2000-03-30 2003-09-30 Intel Corporation Method and apparatus for flash voltage detection and lockout
JP4601119B2 (ja) * 2000-05-02 2010-12-22 株式会社アドバンテスト メモリ試験方法・メモリ試験装置
US7310760B1 (en) * 2002-12-11 2007-12-18 Chung Sun Apparatus and method for initializing an integrated circuit device and activating a function of the device once an input power supply has reached a threshold voltage

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61278992A (en) * 1985-06-04 1986-12-09 Toppan Moore Co Ltd Ic card having failure inspecting function
JPH08129629A (ja) * 1994-11-02 1996-05-21 Dainippon Printing Co Ltd メモリチェック機能をもった情報記録媒体

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1733555A2 (en) * 2004-02-23 2006-12-20 Lexar Media, Inc. Secure compact flash
EP2506486A1 (en) * 2004-02-23 2012-10-03 Lexar Media, Inc. Secure compact flash
EP1632952A3 (en) * 2004-08-16 2008-01-23 Saifun Semiconductors Ltd. A non-volatile memory device controlled by a micro-controller

Also Published As

Publication number Publication date
CN100412894C (zh) 2008-08-20
US7549086B2 (en) 2009-06-16
JP2003085508A (ja) 2003-03-20
US7305589B2 (en) 2007-12-04
US20090187703A1 (en) 2009-07-23
JP4173297B2 (ja) 2008-10-29
US20080059852A1 (en) 2008-03-06
CN1554069A (zh) 2004-12-08
CN101197191B (zh) 2010-09-15
CN101197191A (zh) 2008-06-11
US20040255205A1 (en) 2004-12-16
US8051331B2 (en) 2011-11-01
KR20040044913A (ko) 2004-05-31

Similar Documents

Publication Publication Date Title
US10198191B2 (en) Memory card and host device thereof
US8281052B2 (en) Dynamically setting burst length of double data rate memory device by applying signal to at least one external pin during a read or write transaction
TW516034B (en) Synchronous flash memory
EP0883083B1 (en) External storage apparatus having a circuit for selecting a communication protocol
US7177975B2 (en) Card system with erase tagging hierarchy and group based write protection
EP1869560B1 (en) Memory interface for volatile and non-volatile memory devices
US8582356B2 (en) Providing a ready-busy signal from a non-volatile memory device to a memory controller
US6819622B2 (en) Write and erase protection in a synchronous memory
US5640349A (en) Flash memory system
KR100545458B1 (ko) 외부기억장치와그제어장치,및데이타송수신장치
US7278004B2 (en) Burst write in a non-volatile memory device
KR100402391B1 (ko) 메모리 카드 시스템
KR930004316B1 (ko) Ic카드의 단자증설방식 및 그 증설된 ic카드의 제어방법
US6456542B1 (en) Synchronous memory status register
US7257667B2 (en) Status register to improve initialization of a synchronous memory
KR100532448B1 (ko) 메모리의 리프레시 주기를 제어하는 메모리 컨트롤러 및리프레시 주기 제어 방법
US5581708A (en) Data transmission system using electronic apparatus having a plurality of transmission protocols
JP4218522B2 (ja) 電子装置、情報処理装置、アダプタ装置及び情報交換システム
US7177976B2 (en) Top/bottom symmetrical protection scheme for flash
US20050160223A1 (en) Dual-Mode Flash Storage Exchanger that Transfers Flash-Card Data to a Removable USB Flash Key-Drive With or Without a PC Host
US6366521B1 (en) Protection after brown out in a synchronous memory
TW531754B (en) Method and apparatus for managing power in a memory component while maintaining high performance
EP0929075B1 (en) Synchronous type semiconductor memory device
JP2006139556A (ja) メモリカード及びそのカードコントローラ
US6327175B1 (en) Method and apparatus for controlling a memory array with a programmable register

Legal Events

Date Code Title Description
AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB IE IT LU MC NL PT SE TR

AK Designated states

Kind code of ref document: A1

Designated state(s): CN KR SG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 10484043

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2002817898X

Country of ref document: CN

Ref document number: 1020047003714

Country of ref document: KR

122 Ep: pct application non-entry in european phase