WO2001073843A1 - Dispositif semi-conducteur - Google Patents
Dispositif semi-conducteur Download PDFInfo
- Publication number
- WO2001073843A1 WO2001073843A1 PCT/JP2001/002463 JP0102463W WO0173843A1 WO 2001073843 A1 WO2001073843 A1 WO 2001073843A1 JP 0102463 W JP0102463 W JP 0102463W WO 0173843 A1 WO0173843 A1 WO 0173843A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- semiconductor device
- semiconductor
- solid
- bumps
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Definitions
- the present invention relates to a semiconductor device including a semiconductor chip and an intervening substrate having external connection terminals.
- semiconductor devices having a so-called chip-on-chip structure have been proposed.
- an IC package called a so-called chip-size package in order to reduce a mounting area of a semiconductor element on a mounting board.
- FIG. 4 is an illustrative sectional view showing a configuration example in which a semiconductor device having a chip-on-chip structure is configured in a chip size package.
- a pair of semiconductor chips constituting the chip-on-chip structure includes a parent chip 1 having a pad 11 as an external connection portion, and a child chip 2 joined to the parent chip 1.
- the parent chip 1 and the child chip 2 are electrically and mechanically bonded by the bumps 12 with their active surfaces facing each other.
- the external connection pad 13 formed in the peripheral area avoiding the child chip 2 is electrically connected to the interposer S 3 called an interposer via a bonding wire 14. I have.
- the inactive surface of the parent chip 1 is adhered to the surface of the interposed substrate 3 by, for example, an adhesive, whereby the chip “on” chip structure is fixed to the surface of the interposed substrate 3.
- a mold resin 5 is disposed on the interposition substrate 3, and the parent chip 1, the child chip 2, and the bonding wires 14 are sealed in the mold resin 5.
- a plurality of solder balls 15 as external connection terminals are two-dimensionally arranged in a lattice on the lower surface of the interposition member 3, that is, on the surface opposite to the parent chip 1. By using the solder balls 15, the semiconductor device is joined to a mounting board.
- FIG. 5 shows another structural example of a semiconductor device having a chip “on” chip structure. This semi In the body device, the inactive surface of the child chip 2 is bonded to the active surface of the parent chip 1 using, for example, an adhesive. The electrical connection between the parent chip 1 and the child chip 2 is made using bonding wires 17.
- One of the common problems in the configurations shown in FIGS. 4 and 5 is that the overall package height is high due to the structure in which the semiconductor chips are stacked. This problem may be alleviated to some extent by grinding the mold resin 5 with a grinder, for example, as shown by the two-dot chain line in FIG. 4, but there is a limit to the thinning of the package. There is.
- the bonding wire 17 is also used for the electrical connection between the parent chip 1 and the child chip 2, so that the grinding of the mold resin 5 is further restricted.
- An object of the present invention is to provide a semiconductor device having a structure in which a semiconductor chip is bonded to the surface of a solid-state device, and which can effectively reduce the thickness thereof.
- a semiconductor device includes a bonding surface having (i) a semiconductor chip, (ii) a chip bonding region to which the semiconductor chip is bonded, and an external connection portion provided outside the chip bonding region.
- a solid state device and () accommodating the semiconductor chip.
- a connection part provided on the first surface around the storage part facing the bonding surface and connected to the external connection part; and a second surface opposite to the first surface.
- an intervening substrate having an external connection terminal provided on the substrate.
- the semiconductor chip is accommodated in the accommodation portion provided on the first surface of the interposed substrate.
- the solid-state device joined to the semiconductor chip is electrically connected to the intervening connection portion via an external connection portion provided outside the chip junction region.
- the semiconductor chip is accommodated by utilizing the thickness of the intervening group, so that the thickness of the entire semiconductor device can be reduced.
- the surface opposite to the bonding surface does not face the intervening substrate, heat can be radiated well from this surface. If necessary, by attaching a heat sink to the surface, the heat dissipation efficiency can be further increased.
- the solid-state device may be another semiconductor chip or a wiring board.
- the accommodation section may be an accommodation recess formed on the first surface of the interposed substrate, or may be a through hole formed through the interposed substrate.
- the semiconductor chip may be joined to the solid-state device in a face-down posture in which the active surface faces the surface of the solid-state device. Further, the semiconductor chip may be bonded to the solid-state device in a face-up posture in which an inactive surface thereof faces a surface of the solid-state device.
- bumps are provided on the active surface of the semiconductor chip and the bonding surface of the solid-state device, and these bumps are bonded to each other, so that the semiconductor chip is bonded to the solid-state device. Good.
- the active surface of the semiconductor chip and the solid-state device may be electrically connected using, for example, a bonding wire.
- the semiconductor device can be mounted on a mounting board using the external connection terminal.
- the external connection terminal may be a land grid array in which a plurality of conductor patterns are exposed in a grid pattern, or may be on a plurality of conductor patterns formed on the second surface.
- a so-called ball grid array in which conductive members such as solder are arranged may be used.
- the solid device and the intervening fiber are joined by wireless bonding that directly joins the external connection portion of the solid device and the connection portion on the first surface of the interposition substrate. In this case, it is preferable that both or one of the external connection portion and the connection portion is a bump.
- FIG. 1 is a schematic cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the present invention.
- FIG. 2 is a perspective view for explaining the configuration of the intervening substrate.
- FIG. 3 is an illustrative sectional view for explaining the configuration of a semiconductor device according to another embodiment of the present invention.
- FIG. 4 is a schematic cross-sectional view for explaining a conventional configuration example of a chip-size package semiconductor device having a chip-on-chip structure.
- FIG. 5 is a schematic sectional view for explaining another conventional technique. Embodiment of the Invention
- FIG. 1 is a schematic cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the present invention.
- This semiconductor device is a chip-size package type semiconductor device having an internal structure of a chip “on” chip structure. That is, this semiconductor device has an internal structure in which a pair of semiconductor chips, a parent chip 31 (solid-state device) and a child chip 32 (semiconductor chip) are overlapped.
- a plurality of bumps B 1 are formed as chip-to-chip connection portions, and a plurality of bumps BE as external connection portions are formed in a peripheral region thereof.
- the parent chip 31 is a substantially rectangular plate-like body in a plan view, and a chip bonding region in which the bump B1 is formed is set in an inner region thereof.
- the child chip 32 is bonded to the chip joint region in a so-called face-down posture with its active surfaces facing each other.
- the active surface of child chip 32 has a parent chip A plurality of bumps B2 are provided at positions corresponding to the bumps B1 of the pump 31. Then, by bonding the bumps Bl and B2 to each other, electrical and mechanical bonding of the parent chip 31 and the child chip 32 is achieved.
- the bump BE for external connection of the parent chip 31 is joined to a bump B3 as a connecting portion provided on the surface of the interposer 33, which is called an interposer.
- the intervening board 33 is formed entirely in a substantially rectangular plate-like body, and an inner area thereof serves as a housing portion for housing the child chip 32.
- the through hole 40 is formed in a rectangular shape.
- a plurality of bumps: B3 are arranged on the first surface 41 facing the parent chip 31 at the periphery of the through hole 40.
- a plurality of solder balls 36 as external connection terminals are formed in a two-dimensional array in a grid on a second surface 42, which is a surface opposite to the parent chip 31. I have. Internal wiring (not shown) for connecting each bump B 3 and each solder ball 36 is formed inside the interposition 3 ⁇ 43 ⁇ 4 33.
- a heat radiating plate 45 made of a metal such as aluminum is attached on the non-active surface of the parent chip 1.
- the heat radiating plate 45 protrudes from the inactive surface of the parent chip 31 and has substantially the same area and area as the intervening substrate 33.
- a mold resin 35 made of, for example, a thermosetting resin is disposed between the protruding region of the heat radiating plate 45 protruding from the inactive surface and the interposition 33.
- the mold resin 35 protects the active surfaces of the parent chip 31 and the child chip 32 from the external space, and plays a role of increasing the strength of the entire package.
- a resin 37 is disposed between the parent chip 31 and the child chip 32 and between the inner wall of the through hole 40 and the side surface of the child chip 32.
- the tree ⁇ 37 can be arranged at the corresponding location by injecting the liquid resin using so-called capillary phenomenon and then curing the resin.
- the bump BE for external connection of the parent chip 31 is accommodated in the state where the child chip 32 is accommodated in the through hole 40 formed in the interposed substrate 33. Is bonded to the bump ⁇ 3 on the anti-33.
- the sub chip 32 can be accommodated by utilizing the thickness of the interposition 33, so that the thickness of the entire package can be reduced.
- the non-active surface of the child chip 32 is external.
- a heat sink 45 facing the external space is attached to the non-active surface of the parent chip 31.
- the heat generated from the parent chip 31 and the child chip 32 is both satisfactorily dissipated. Therefore, even when, for example, an element that generates a large amount of heat such as a driving transistor is built in the parent chip 31, the operating characteristics of the parent chip 31 and the child chip 32 deteriorate due to the heat generated from such an element. There is no danger.
- the package becomes thinner. Can be achieved. For example, after bonding the parent chip 31 and the child chip 32 in a face-down state, each of the non-active surfaces of the parent chip 31 and the child chip 32 is ground with a grinder to obtain the chip. Since the on-chip structure can be made thinner, the whole package can be made thinner.
- Bump The bonding between Bl and B2 is performed by applying pressure to the parent chip 31 and the child chip 32 in a direction approaching each other, applying ultrasonic vibration to these, and applying a pressure to the joint. This can be done by applying heat.
- pressure is applied to the parent chip 31 and the intervening substrate 33 in a direction close to each other, and at the same time, ultrasonic vibration is applied to them and heat is applied to the bonding. You can do this by adding
- the bonding between the bumps Bl and B2 and the bonding between the bumps BE and B3 are not limited to the direct bonding as described above, but may also include a low melting point metal (having a lower melting point than the bump material. For example, Sn).
- the bumps Bl, 2, BE, B3 are made of gold (Au) and heat is applied with SI interposed between them, a eutectic alloy of Au-Sn is formed between the bumps. Once created, bonding between the bumps is achieved.
- the bumps Bl and B2 be joined not by direct joining but by using a low melting point metal.
- pressure is not applied immediately below the bumps Bl and B2 at the time of bonding, so that elements can be formed in the parent chip 31 and the child chip 32 even in such a region.
- the area of the bump BE for external connection is usually not an element formation area. Therefore, a low melting point metal is used for bonding the bump BE and the bump B3 of the interposition substrate 33. There is no active reason. Rather, since the heat generated when the low melting point metal is melted may warp the intervening substrate 33, it is preferable to apply direct bonding to the bonding between the bumps BE and B3.
- the heat radiating plate 45 is attached to the inactive surface of the parent chip 31, but a sufficient heat radiation effect can be obtained by directing the inactive surface of the parent chip 31 directly to the external space. It is not necessary to arrange the heat radiation plate 45 if this is obtained. Further, in the above-described embodiment, the heat radiating plate 45 has a size substantially equal to that of the intervening plate 33, and the mold resin 35 is disposed between the heat radiating plate 45 and the interposed plate 33. RU However, it is not always necessary to dispose such a mold resin 35.
- the resin 37 that seals between the parent chip 31 and the child chip 32 is used, and the parent chip 31 and the child chip 31 are used.
- the active surface of chip 32 may be protected.
- the heat radiating plate 45 is not used, it is preferable to adopt such a configuration.
- the metal frame 50 is replaced with the mold resin 35.
- it may be arranged together with the mold resin 35 to enhance the protection of the interposed substrate 33.
- a plurality of solder balls are arranged in a grid on the second surface 42 of the intervening substrate 33 to form a so-called ball grid array, but the solder balls 36 are arranged.
- a so-called land grid array may be formed by exposing a plurality of conductor patterns on the second surface 42 in a grid pattern.
- the parent chip 31 and the child chip 32 are joined to each other with the respective active surfaces facing each other, but the child chip 32 is placed on the active surface of the parent chip 31.
- the non-active surface may be bonded with a bonding agent to form a chip-on-chip structure by so-called face-up bonding.
- the connection pad provided on the active surface of the child chip 32 and the connection pad on the surface of the parent chip 31 may be electrically connected by, for example, a bonding wire.
- a bump for external connection is provided on the peripheral portion of the parent chip 31, and this bump is attached to the surface of the interposed substrate 33. It is preferable to connect directly to the bump B3.
- the through-hole 40 is formed in the interposed fiber 33, and the sub chip 32 is accommodated in the through-hole 40.
- a recess 60 shown by an imaginary line in FIG. 1
- the through hole 40 adopted in the above-described embodiment may be formed in the intervening substrate 33 so that the child chip 32 faces the external space. It is good.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Wire Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/959,746 US6815829B2 (en) | 2000-03-29 | 2001-03-27 | Semiconductor device with compact package |
EP01915823A EP1189280A4 (en) | 2000-03-29 | 2001-03-27 | SEMICONDUCTOR |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-92040 | 2000-03-29 | ||
JP2000092040 | 2000-03-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2001073843A1 true WO2001073843A1 (fr) | 2001-10-04 |
Family
ID=18607433
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2001/002463 WO2001073843A1 (fr) | 2000-03-29 | 2001-03-27 | Dispositif semi-conducteur |
Country Status (4)
Country | Link |
---|---|
US (1) | US6815829B2 (ja) |
EP (1) | EP1189280A4 (ja) |
KR (1) | KR100736000B1 (ja) |
WO (1) | WO2001073843A1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001308258A (ja) * | 2000-04-26 | 2001-11-02 | Sony Corp | 半導体パッケージ及びその製造方法 |
JP2004342738A (ja) * | 2003-05-14 | 2004-12-02 | Fujitsu Ltd | 半導体装置とその製造方法、および半導体装置前駆体とその製造方法 |
JP2005210673A (ja) * | 2003-12-25 | 2005-08-04 | Kyocera Corp | 表面実装型水晶発振器 |
JP2005217687A (ja) * | 2004-01-29 | 2005-08-11 | Kyocera Corp | 温度補償型水晶発振器 |
JP2005244920A (ja) * | 2004-01-29 | 2005-09-08 | Kyocera Corp | 温度補償型水晶発振器 |
JP2006108150A (ja) * | 2004-09-30 | 2006-04-20 | Seiko Epson Corp | 半導体装置及び半導体装置の実装方法 |
US7741723B2 (en) | 2006-06-30 | 2010-06-22 | Fujitsu Semiconductor Limited | Semiconductor device comprising chip on chip structure |
CN105556659A (zh) * | 2013-10-15 | 2016-05-04 | 英特尔公司 | 磁屏蔽的集成电路封装 |
JP7510817B2 (ja) | 2020-08-25 | 2024-07-04 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI313507B (en) * | 2002-10-25 | 2009-08-11 | Megica Corporatio | Method for assembling chips |
US20030183934A1 (en) * | 2002-03-29 | 2003-10-02 | Barrett Joseph C. | Method and apparatus for stacking multiple die in a flip chip semiconductor package |
TWI236117B (en) * | 2003-02-26 | 2005-07-11 | Advanced Semiconductor Eng | Semiconductor package with a heat sink |
JP4408636B2 (ja) * | 2003-02-28 | 2010-02-03 | 三洋電機株式会社 | 回路装置およびその製造方法 |
JP2004271312A (ja) * | 2003-03-07 | 2004-09-30 | Denso Corp | 容量型半導体センサ装置 |
JP3770321B2 (ja) * | 2003-03-20 | 2006-04-26 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
US7095103B1 (en) * | 2003-05-01 | 2006-08-22 | Amkor Technology, Inc. | Leadframe based memory card |
EP1627428B1 (en) | 2003-05-28 | 2011-11-02 | Infineon Technologies AG | An integrated circuit package employing a head-spreader member |
TWI239083B (en) * | 2004-02-26 | 2005-09-01 | Advanced Semiconductor Eng | Chip package structure |
US20060038272A1 (en) * | 2004-08-17 | 2006-02-23 | Texas Instruments Incorporated | Stacked wafer scale package |
TWI393228B (zh) * | 2004-12-14 | 2013-04-11 | Freescale Semiconductor Inc | 覆晶及焊線封裝半導體 |
EP2033219A1 (de) * | 2005-10-20 | 2009-03-11 | Creative Led GmbH | Leistungsgehäuse für halbleiterchips und deren anordnung zur wärmeabfuhr |
JP4277036B2 (ja) * | 2006-09-29 | 2009-06-10 | Tdk株式会社 | 半導体内蔵基板及びその製造方法 |
US7859120B2 (en) * | 2008-05-16 | 2010-12-28 | Stats Chippac Ltd. | Package system incorporating a flip-chip assembly |
CN102130098B (zh) | 2010-01-20 | 2015-11-25 | 飞思卡尔半导体公司 | 双管芯半导体封装 |
US20120188721A1 (en) * | 2011-01-21 | 2012-07-26 | Nxp B.V. | Non-metal stiffener ring for fcbga |
US8476111B2 (en) * | 2011-06-16 | 2013-07-02 | Stats Chippac Ltd. | Integrated circuit packaging system with intra substrate die and method of manufacture thereof |
KR101420514B1 (ko) * | 2012-10-23 | 2014-07-17 | 삼성전기주식회사 | 전자부품들이 구비된 기판구조 및 전자부품들이 구비된 기판구조의 제조방법 |
US9196575B1 (en) * | 2013-02-04 | 2015-11-24 | Altera Corporation | Integrated circuit package with cavity in substrate |
KR20150060468A (ko) * | 2013-11-26 | 2015-06-03 | 삼성전기주식회사 | 반도체 패키지 및 반도체 패키지의 제조 방법 |
US20160240457A1 (en) * | 2015-02-18 | 2016-08-18 | Altera Corporation | Integrated circuit packages with dual-sided stacking structure |
JP6631905B2 (ja) | 2015-07-28 | 2020-01-15 | ローム株式会社 | マルチチップモジュールおよびその製造方法 |
US20170178999A1 (en) * | 2015-12-21 | 2017-06-22 | Intel IP Corporation | Flip-chip package with thermal dissipation layer |
US11296005B2 (en) | 2019-09-24 | 2022-04-05 | Analog Devices, Inc. | Integrated device package including thermally conductive element and method of manufacturing same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04207060A (ja) * | 1990-11-30 | 1992-07-29 | Fujitsu Ltd | 半導体装置 |
JPH05129516A (ja) * | 1991-11-01 | 1993-05-25 | Hitachi Ltd | 半導体装置 |
EP0729183A2 (en) | 1995-02-24 | 1996-08-28 | AT&T Corp. | Thin packaging of multi-chip modules with enhanced thermal/power management |
JPH0982757A (ja) * | 1995-09-08 | 1997-03-28 | Fujitsu Ltd | 半導体装置とその半導体装置の製造方法 |
JPH11204719A (ja) | 1998-01-08 | 1999-07-30 | Toshiba Corp | 半導体装置 |
JPH11214611A (ja) | 1998-01-23 | 1999-08-06 | Matsushita Electron Corp | 半導体装置及びその製造方法 |
JPH11284097A (ja) | 1998-03-30 | 1999-10-15 | Fujitsu Ltd | 半導体装置 |
JP2000012733A (ja) | 1998-06-25 | 2000-01-14 | Toshiba Corp | パッケージ型半導体装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5869894A (en) * | 1997-07-18 | 1999-02-09 | Lucent Technologies Inc. | RF IC package |
US6150724A (en) * | 1998-03-02 | 2000-11-21 | Motorola, Inc. | Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces |
US6084308A (en) * | 1998-06-30 | 2000-07-04 | National Semiconductor Corporation | Chip-on-chip integrated circuit package and method for making the same |
JP2000228467A (ja) * | 1998-12-02 | 2000-08-15 | Toshiba Corp | 半導体封止用樹脂組成物及び半導体装置とその製造方法 |
TW396462B (en) * | 1998-12-17 | 2000-07-01 | Eriston Technologies Pte Ltd | Bumpless flip chip assembly with solder via |
US6507117B1 (en) * | 1999-01-29 | 2003-01-14 | Rohm Co., Ltd. | Semiconductor chip and multichip-type semiconductor device |
JP3418134B2 (ja) * | 1999-02-12 | 2003-06-16 | ローム株式会社 | チップ・オン・チップ構造の半導体装置 |
US6239484B1 (en) * | 1999-06-09 | 2001-05-29 | International Business Machines Corporation | Underfill of chip-under-chip semiconductor modules |
US6294839B1 (en) * | 1999-08-30 | 2001-09-25 | Micron Technology, Inc. | Apparatus and methods of packaging and testing die |
US6525413B1 (en) * | 2000-07-12 | 2003-02-25 | Micron Technology, Inc. | Die to die connection method and assemblies and packages including dice so connected |
US6603196B2 (en) * | 2001-03-28 | 2003-08-05 | Siliconware Precision Industries Co., Ltd. | Leadframe-based semiconductor package for multi-media card |
-
2001
- 2001-03-27 WO PCT/JP2001/002463 patent/WO2001073843A1/ja active Application Filing
- 2001-03-27 US US09/959,746 patent/US6815829B2/en not_active Expired - Lifetime
- 2001-03-27 EP EP01915823A patent/EP1189280A4/en not_active Withdrawn
- 2001-03-27 KR KR1020017015183A patent/KR100736000B1/ko not_active IP Right Cessation
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04207060A (ja) * | 1990-11-30 | 1992-07-29 | Fujitsu Ltd | 半導体装置 |
JPH05129516A (ja) * | 1991-11-01 | 1993-05-25 | Hitachi Ltd | 半導体装置 |
EP0729183A2 (en) | 1995-02-24 | 1996-08-28 | AT&T Corp. | Thin packaging of multi-chip modules with enhanced thermal/power management |
JPH0982757A (ja) * | 1995-09-08 | 1997-03-28 | Fujitsu Ltd | 半導体装置とその半導体装置の製造方法 |
JPH11204719A (ja) | 1998-01-08 | 1999-07-30 | Toshiba Corp | 半導体装置 |
JPH11214611A (ja) | 1998-01-23 | 1999-08-06 | Matsushita Electron Corp | 半導体装置及びその製造方法 |
JPH11284097A (ja) | 1998-03-30 | 1999-10-15 | Fujitsu Ltd | 半導体装置 |
JP2000012733A (ja) | 1998-06-25 | 2000-01-14 | Toshiba Corp | パッケージ型半導体装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1189280A4 * |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001308258A (ja) * | 2000-04-26 | 2001-11-02 | Sony Corp | 半導体パッケージ及びその製造方法 |
JP2004342738A (ja) * | 2003-05-14 | 2004-12-02 | Fujitsu Ltd | 半導体装置とその製造方法、および半導体装置前駆体とその製造方法 |
JP2005210673A (ja) * | 2003-12-25 | 2005-08-04 | Kyocera Corp | 表面実装型水晶発振器 |
JP2005217687A (ja) * | 2004-01-29 | 2005-08-11 | Kyocera Corp | 温度補償型水晶発振器 |
JP2005244920A (ja) * | 2004-01-29 | 2005-09-08 | Kyocera Corp | 温度補償型水晶発振器 |
JP2006108150A (ja) * | 2004-09-30 | 2006-04-20 | Seiko Epson Corp | 半導体装置及び半導体装置の実装方法 |
JP4639731B2 (ja) * | 2004-09-30 | 2011-02-23 | セイコーエプソン株式会社 | 半導体装置の実装方法 |
US7741723B2 (en) | 2006-06-30 | 2010-06-22 | Fujitsu Semiconductor Limited | Semiconductor device comprising chip on chip structure |
CN105556659A (zh) * | 2013-10-15 | 2016-05-04 | 英特尔公司 | 磁屏蔽的集成电路封装 |
JP2016532309A (ja) * | 2013-10-15 | 2016-10-13 | インテル・コーポレーション | 磁気遮蔽集積回路パッケージ |
JP7510817B2 (ja) | 2020-08-25 | 2024-07-04 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR100736000B1 (ko) | 2007-07-06 |
EP1189280A4 (en) | 2005-03-02 |
EP1189280A1 (en) | 2002-03-20 |
US20020158319A1 (en) | 2002-10-31 |
US6815829B2 (en) | 2004-11-09 |
KR20020035482A (ko) | 2002-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100736000B1 (ko) | 반도체장치 | |
US6982488B2 (en) | Semiconductor package and method for fabricating the same | |
JP3196026B2 (ja) | 半導体パッケージ | |
US7829961B2 (en) | MEMS microphone package and method thereof | |
US8269328B2 (en) | Stacked die package for peripheral and center device pad layout device | |
US6768190B2 (en) | Stack type flip-chip package | |
JP5066302B2 (ja) | 半導体装置 | |
US20060097402A1 (en) | Semiconductor device having flip-chip package and method for fabricating the same | |
JP2001094045A (ja) | 半導体装置 | |
JP2008166527A (ja) | 半導体装置およびその製造方法 | |
JP2014512688A (ja) | フリップチップ、フェイスアップおよびフェイスダウンセンターボンドメモリワイヤボンドアセンブリ | |
JP2001223326A (ja) | 半導体装置 | |
JP2002134685A (ja) | 集積回路装置 | |
US7518230B2 (en) | Semiconductor chip and semiconductor device | |
JP3670625B2 (ja) | 半導体装置およびその製造方法 | |
JP2020102713A (ja) | 弾性波デバイスを含むモジュール | |
KR100444168B1 (ko) | 반도체패키지 | |
KR19980026241A (ko) | 이방성 전도막을 이용한 적층 칩 패키지 | |
JP3764321B2 (ja) | 半導体装置 | |
JP2001135783A (ja) | 半導体装置 | |
TWI227554B (en) | Flip-chip package with integration of passive component | |
JP2003133512A (ja) | 樹脂パッケージ型半導体装置 | |
JP3939056B2 (ja) | 半導体装置 | |
KR19990016571A (ko) | 고방열 리드 온 칩 패키지 | |
KR100359791B1 (ko) | 단차부가 형성된 리드를 구비한 칩 적층형 반도체 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ENP | Entry into the national phase |
Ref document number: 2001 571470 Country of ref document: JP Kind code of ref document: A |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09959746 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001915823 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020017015183 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWP | Wipo information: published in national office |
Ref document number: 2001915823 Country of ref document: EP |