US7782125B2 - Semiconductor integrated circuit - Google Patents

Semiconductor integrated circuit Download PDF

Info

Publication number
US7782125B2
US7782125B2 US12/367,957 US36795709A US7782125B2 US 7782125 B2 US7782125 B2 US 7782125B2 US 36795709 A US36795709 A US 36795709A US 7782125 B2 US7782125 B2 US 7782125B2
Authority
US
United States
Prior art keywords
circuit
functional block
source voltage
flop
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/367,957
Other languages
English (en)
Other versions
US20090206904A1 (en
Inventor
Hidekichi Shimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Godo Kaisha IP Bridge 1
Original Assignee
Panasonic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp filed Critical Panasonic Corp
Assigned to PANASONIC CORPORATION reassignment PANASONIC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SHIMURA, HIDEKICHI
Publication of US20090206904A1 publication Critical patent/US20090206904A1/en
Priority to US12/835,526 priority Critical patent/US8018271B2/en
Application granted granted Critical
Publication of US7782125B2 publication Critical patent/US7782125B2/en
Assigned to GODO KAISHA IP BRIDGE 1 reassignment GODO KAISHA IP BRIDGE 1 ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.)
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to a semiconductor integrated circuit using an AVS (Adaptive Voltage Scaling) technique or a DVS (Dynamic Voltage Scaling) technique suitable for reducing an electric power consumption.
  • AVS Adaptive Voltage Scaling
  • DVS Dynamic Voltage Scaling
  • FIG. 15 is a block diagram showing the structure of a system LSI.
  • a semiconductor integrated circuit 600 includes a general-purpose CPU 611 , a DSP (Digital Signal Processor) 612 , a special-purpose circuit 613 , a special-purpose circuit 614 , an SDRAM (Synchronous Dynamic TAM) control circuit 615 and a DMA (Direct Memory Access) controller 616 . These members are mutually connected through a common bus 617 .
  • the CPU 611 and the DSP 612 respectively have an inner memory 611 a and an inner memory 612 a in inner parts thereof.
  • an SDRAM 618 of a large capacity is ordinarily prepared in an external part.
  • functions mainly composed of a calculating function except the general-purpose CPU are formed in the structures of “multifunction DSP+an expanded function” and a specification that may possibly change is progressively met by software on the multifunction DSP.
  • FIG. 16 is a block diagram showing such a system LSI.
  • a semiconductor integrated circuit 700 includes a general-purpose CPU 711 , a calculating function part 723 having a multifunction DSP 721 and an expanded function 722 , a calculating function part 726 having a multifunction part 724 and an expanded function 725 , an SDRAM control circuit 715 , a DMA controller 716 , local buses 727 to 729 arranged in the side of the function parts respectively, a global bus 730 arranged in the side of the SDRAM control circuit 715 and the DMA controller 716 and bus bridges 731 to 733 for connecting the local buses 727 to 729 to the global bus 730 .
  • the multifunction DSP 721 has an inner memory 721 a .
  • the local buses 727 to 729 are allocated to the function parts respectively.
  • the global bus 730 is arranged. Between the local buses 727 to 729 and the global bus 730 , the bus bridges 731 to 733 are arranged.
  • FIG. 17 is a block diagram showing another structure of a system LSI.
  • a semiconductor integrated circuit 800 includes one general-purpose CPU 811 , four general purpose calculating processors 841 to 844 having inner memories 841 a to 844 a , an SDRAM control circuit 815 , a DMA controller 816 , an I/O control circuit 845 for controlling a peripheral I/O group 860 , a local bus 846 arranged in the side of the CPU 811 and the 1 / 0 control circuit 845 , local buses 847 to 850 arranged in the side of the general-purpose calculating processors 841 to 844 , a global bus 851 arranged between the local bus 846 and the local buses 847 to 850 , bus bridges 852 to 855 for connecting the local buses 847 to 850 to the global bus 851 and a bus bridge 856 for connecting the local bus 846 to the global bus 851 .
  • the one general-purpose CPU 811 and several (four to eight or so) general-purpose calculating processors 841 to 844 are connected together through the local buses 846 to 850 , the global bus 851 and the bus bridges 852 to 856 .
  • An SDRAM 818 of a large capacity is arranged in an external part.
  • the SDRAM control circuit 815 adjusts the general-purpose CPU 811 , the several calculating processors 841 to 844 and the DMA controller 816 or the like relative to the SDRAM 818 .
  • the AVS technique has a great restricted matter under existing circumstances.
  • the present AVS technique is adopted on the assumption that this technique is used for all chips.
  • all the chips change source voltages and system clock frequencies corresponding thereto at the same time.
  • various kinds of functional blocks such as a video signal processing block, an audio signal processing block, a control signal processing block or the like are provided and a large difference exists in an amount of a load of a work required for a process between these functional blocks.
  • the Non-Patent Document 2 is exemplified.
  • the source voltage of the audio signal processing block can be selected from 0.9 V/1.2 V and the system clock frequency can be selected from 90 MHz/180 MHz, however, for other blocks than the audio signal processing block (here, the video signal processing block or the like is provided), the source voltage is fixed to 1.2 V and the system clock frequency is fixed to 180 MHz.
  • the source voltage value of the multifunction DSP to be set may be set to the lowest value that can pass at all costs the critical path whose delay value is the largest.
  • a canary flip-flop shown in FIG. 18 that is disclosed in Patent Document 3 is devised.
  • a signal 901 initially synchronizes with a clock signal 902 and is taken into a flip-flop 903 .
  • the signal is delayed by a combined circuit 904 and then taken into a flip-flop 905 (refer it to as a “main FF 905 ”, hereinafter.).
  • a signal obtained by delaying the signal that is delayed by the combined circuit 904 by a specific time by a delay element 907 is taken to a flop-flop 908 (refer it to as a “canary FF 908 ”, hereinafter.).
  • the signal from the main FF 905 is compared with the signal from the canary FF 908 by a comparison circuit 909 formed with an Exclusive-OR circuit.
  • a comparison circuit 909 formed with an Exclusive-OR circuit.
  • Patent Document 1 U.S. Pat. No. 5,745,375
  • Patent Document 2 U.S. Pat. No. 6,868,503
  • Patent Document 3 JP-A-2006-60086
  • Patent Document 4 JP-A-2007-249308
  • Non-Patent Document 1 “A Combined Hardware-Software Approach for Low-Power SoC: Applying Adaptive Voltage Scaling and Intelligent Energy management Software”, Design 2003 (System-on-Chip and ASIC Design Conference)
  • Non-Patent Document 2 “An H. 264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling”, ISSCC2005 Dig. Tech, Papers, pp. 132-133
  • Non-Patent Document 3 T. Sato and Y Kunitake “A Simple Flip-Flop Circuit for Typical-Case Designs for DFM” 8 th International Symposium on Quality Electronic Design, 2007
  • control of the multifunctional DSP block using the above-described canary FF is an effective method for setting the source voltage value that can be hardly determined by a previous minute and careful simulation, however, this method has below-described problems.
  • Non-Patent Document 3 when the output of the comparison circuit 909 is “1”, this indicates that a sufficient margin is not provided for the source voltage value of the block of the multifunction DSP. Therefore, such a control is carried out as to raise the source voltage value VDD 950 of the block of the multifunction DSP.
  • the source voltage of the entire part of the block of the multifunction DSP is raised. Accordingly, the source voltages of most of circuits that are not the critical path are also raised, which is not preferable in view of the reduction of the consumed electric power of the semiconductor integrated circuit.
  • AVS Adaptive Voltage Scaling
  • DVS Dynamic Voltage Scaling
  • the present invention provides a semiconductor integrated circuit having a critical path.
  • the semiconductor integrated circuit comprises: a first flip-flop, a combined circuit and a second flip-flop that are connected in series and form the critical path; a first delay circuit and a third flip-flop connected in series that are provided in parallel with the second flip-flop in the post-stage of the combined circuit; a second delay circuit and a fourth flip-flop connected in series that are provided in parallel with the second flip-flop in the post-stage of the combined circuit; a first comparison circuit that compares the output of the second flip-flop with the output of the third flip-flop; a second comparison circuit that compares the output of the second flip-flop with the output of the fourth flip-flop: and a control circuit that controls a source voltage supplied to the combined circuit in accordance with the output of the first comparison circuit and the output of the second comparison circuit, wherein the first delay circuit outputs a signal inputted from the combined circuit after a first delay time and the second delay circuit outputs a signal inputted from the combined circuit after a
  • the first delay time is a value 5% to 30% as long as a delay time from the first flip-flop to the second flip-flop.
  • the second delay time is a value 105% to 130% as long as the first delay time.
  • the control circuit controls the source voltage supplied to the combined circuit to be raised.
  • the control circuit controls the source voltage supplied to the combined circuit to be held.
  • the control circuit controls the source voltage supplied to the combined circuit to be lowered.
  • an equal source voltage is supplied to the first flip-flop and the second flip flop and the source voltage is lower than the source voltage supplied to the combined circuit.
  • control circuit controls the source voltage supplied to the combined circuit to be “raised”, “held” or “lowered”.
  • control circuit sets the initialization of the source voltage supplied to the combined circuit to be “held”.
  • the semiconductor integrated circuit further comprises: a third delay circuit and a fifth flip-flop connected in series that are provided in parallel with the second flip-flop in the post-stage of the combined circuit; a fourth delay circuit and a sixth flip-flop connected in series that are provided in parallel with the second flip-flop in the post-stage of the combined circuit; a third comparison circuit that compares the output of the second flip-flop with the output of the fifth flip-flop; and a fourth comparison circuit that compares the output of the second flip-flop with the output of the sixth flip-flop.
  • the control circuit controls the source voltage supplied to the combined circuit in accordance with the output of the first comparison circuit, the output of the second comparison circuit, the output of the third comparison circuit and the output of the fourth comparison circuit and the first delay time, the second delay time, a third delay time by the third delay circuit and a fourth delay time by the fourth delay circuit are respectively different.
  • the semiconductor integrated circuit can realize the DVS (Dynamic Voltage Scaling) technique or the AVS (Adaptive Voltage Scaling) technique in an optimum form and more effectively reduce a consumed electric power.
  • DVS Dynamic Voltage Scaling
  • AVS Adaptive Voltage Scaling
  • FIG. 1 is a block diagram showing the structure of a semiconductor integrated circuit according to a first embodiment of the present invention.
  • FIG. 2 is a block diagram showing the structure of a semiconductor integrated circuit according to a second embodiment of the present invention.
  • FIG. 3 is a block diagram showing how the source voltage value VDDH of a combined circuit 104 forming a critical path is changed in a structure having four canary FFs.
  • FIG. 4 is a block diagram when the first embodiment or the second embodiment is applied to the semiconductor integrated circuit on which a DVFS (Dynamic Voltage and Frequency Scaling) mechanism is mounted.
  • DVFS Dynamic Voltage and Frequency Scaling
  • FIG. 5 is a diagram showing a connection of a first inner memory 412 in a first functional block 410 .
  • FIG. 6 is a diagram showing a connection of an inner memory in a second functional block of a semiconductor integrated circuit according to a third embodiment
  • FIG. 7 is a diagram showing a dependence of the work volume of the second functional block 420 and the source voltage (operating frequency) of the second functional block 420 on the elapse of time.
  • FIG. 8 is a diagram showing a dependence of the work volume of the first functional block 410 and the source voltage (operating frequency) of the first functional block 410 on the elapse of time.
  • FIG. 9 is a block diagram showing the structure of a second clock generating circuit 421 in the second functional block 420 .
  • FIG. 10 is a block diagram showing the structure of a first clock generating circuit 411 in the first functional block 410 .
  • FIG. 11 is a diagram showing the path delay of a delay path and a count number.
  • FIG. 12 is a circuit diagram for selecting three stages of voltages of a source voltage value VDDH-lowlow, a source voltage value VDDH-low and a source voltage value VDDH-normal when a degree of delay of a critical path is low.
  • FIG. 13 is a circuit diagram for selecting three stages of voltages of a source voltage value VDDH-low, a source voltage value VDDH-normal and a source voltage value VDDH-high when a degree of delay of the critical path is intermediate.
  • FIG. 14 is a circuit diagram for selecting three stages of voltages of a source voltage value VDDH-normal, a source voltage value VDDH-high and a source voltage value VDDH-highhigh when a degree of delay of the critical path is intermediate.
  • FIG. 15 is a block diagram of a usual system LSI.
  • FIG. 16 is a block diagram of a usual system LSI.
  • FIG. 17 is a block diagram of a usual system LSI.
  • FIG. 18 is a block diagram showing that a circuit diagram of a canary FF is applied to a usual critical path.
  • FIG. 1 is a diagram showing the structure of a semiconductor integrated circuit according to a first embodiment of the present invention. As shown in FIG. 1 , the semiconductor integrated circuit of this embodiment includes two canary FFs 108 and 112 .
  • a signal 101 is initially synchronized with a clock signal 102 and taken to a flip-flop 103 .
  • the signal is delayed by a level shifter 152 for converting a voltage level between different voltages and a combined circuit 104 , and then taken to a flop-flop 105 (refer it to as a “main FF 105 ” hereinafter.).
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time T 1 by a first delay element 107 is taken to a flip-flop 108 (refer it to as a “first canary FF 108 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the first canary FF 108 by a first Exclusive-OR (mismatch circuit) 109 .
  • a compared result is outputted as a compared result signal 110 .
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time T 2 by a second delay element 111 is taken to a flip-flop 112 (refer it to as a “second canary FF 112 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the second canary FF 112 by a second Exclusive-OR (mismatch circuit) 113 .
  • a compared result is outputted as a compared result signal 114 .
  • the specific delay time T 1 by the first delay element 107 is set to a value 10% as long as a delay time from the flip flop 103 to the flip-flop 105 and the specific delay time T 2 by the second delay element 111 is set to a value 20% as long as the delay time from the flip-flop 103 to the flip-flop 105 .
  • a source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is controlled as illustrated in a below-shown Table 1 in accordance with the combination of the value of the compared result signal 110 and the value of the compared result signal 114 .
  • the source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is set to a voltage value higher than a source voltage value VDDL supplied to other parts than the combined circuit 104 .
  • a case represented by X is not ordinarily present. That is, the case that the value of the compared result signal 110 is “1” and the value of the compared result signal 114 is “0” is not ordinarily present.
  • a method for controlling the source voltage value VDDH in accordance with the combination of the value of the compared result signal 110 and the value of the compared result signal 114 can be summarized as described below.
  • a table according to this method is shown in Table 2.
  • the source voltage value VDDH When the value of the compared result signal 110 is “0” and the value of the compared result signal 114 is “1”, that is, when the source voltage value VDDH can pass the margin of 10%, however, the source voltage VDDH cannot pass a margin of 20%, since a real margin is 10% or more and 20% or less, the source voltage value VDDH is controlled to be held.
  • the source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is controlled as shown in the Table 1 and the Table 2 in accordance with the combination of the value of the compared result signal 110 and the value of the compared result signal 114 .
  • the margin of a critical path can be set to a value ranging from 10% to 20%.
  • a circuit structure in which only the source voltage value VDDH of the combined circuit 104 forming the critical path is raised without raising the source voltage of the entire part of a block of a multifunction DSP. Therefore, the source voltage value of a delay path that does not form the critical path is set to the source voltage value VDDL lower than the source voltage value VDDH. Accordingly, since the source voltages of most of the circuits that are not the critical path are not raised, this is preferable in view of reducing a consumed electric power. Thus, the problem 1 is also solved.
  • the margin of the critical path can be more finely set by taking a step forward, as compared with the structure having the two canary FFs in which the margin of the critical path can be merely set to a value ranging from 10% to 20%. Accordingly, a consumed electric power can be more reduced.
  • FIG. 2 is a diagram showing the structure of a semiconductor integrated circuit according to a second embodiment of the present invention. As shown in FIG. 2 , the semiconductor integrated circuit of this embodiment includes four canary FFs 108 , 112 , 116 and 120 .
  • a signal 101 is initially synchronized with a clock signal 102 and taken to a flip-flop 103 .
  • the signal is delayed by a level shifter 152 and a combined circuit 104 , and then taken to a flop-flop 105 (refer it to as a “main FF 105 ” hereinafter.).
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time TT 1 by a first delay element 107 is taken to a flip-flop 108 (refer it to as a “first canary FF 108 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the first canary FF 108 by a first Exclusive-OR (mismatch circuit) 109 .
  • a compared result is outputted as a compared result signal 110 .
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time TT 2 by a second delay element 111 is taken to a flip-flop 112 (refer it to as a “second canary FF 112 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the second canary FF 112 by a second Exclusive-OR (mismatch circuit) 113 .
  • a compared result is outputted as a compared result signal 114 .
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time TT 3 by a third delay element 115 is taken to a flip-flop 116 (refer it to as a “third canary FF 116 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the third canary FF 116 by a third Exclusive-OR (mismatch circuit) 117 .
  • a compared result is outputted as a compared result signal 118 .
  • a signal obtained by delaying the signal that is delayed by the level shifter 152 and the combined circuit 104 by a specific delay time TT 4 by a fourth delay element 119 is taken to a flip-flop 120 (refer it to as a “fourth canary FF 120 ” hereinafter.).
  • the signal from the main FF 105 is compared with the signal from the fourth canary FF 120 by a fourth Exclusive-OR (mismatch circuit) 121 .
  • a compared result is outputted as a compared result signal 122 .
  • the specific delay time TT 1 by the first delay element 107 is set to a value 5% as long as a delay time from the flip flop 103 to the flip-flop 105 and the specific delay time TT 2 by the second delay element 111 is set to a value 10% as long as the delay time from the flip-flop 103 to the flip-flop 105 .
  • the specific delay time TT 3 by the third delay element 115 is set to a value 15% as long as a delay time from the flip flop 103 to the flip-flop 105 and the specific delay time TT 4 by the fourth delay element 119 is set to a value 20% as long as the delay time from the flip-flop 103 to the flip-flop 105 .
  • a source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is controlled as illustrated in a below-shown Table 3 in accordance with the combination of the value of the compared result signal 110 , the value of the compared result signal 114 , the value of the compared result signal 118 and the value of the compared result signal 122 .
  • the source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is set to a voltage value higher than a source voltage value VDDL supplied to other parts than the combined circuit 104 .
  • a method for controlling the source voltage value VDDH in accordance with the combination of the value of the compared result signal 110 , the value of the compared result signal 114 , the value of the compared result signal 118 and the value of the compared result signal 122 can be summarized as described below.
  • a table according to this method is shown in Table 4.
  • the value of the compared result signal 110 is “1”
  • the value of the compared result signal 114 is “1”
  • the value of the compared result signal 118 is “1”
  • the value of the compared result signal 122 is “1”, that is, when the source voltage value VDDH fails even for a margin of 5%, since a real margin is less than 5%, the source voltage value VDDH is controlled to be raised. As a result, the real margin is increased.
  • the value of the compared result signal 110 is “0”, the value of the compared result signal 114 is “1”, the compared result signal 118 is “1” and the value of the compared result signal 122 is “1”, that is, when the source voltage value VDDH can pass only the margin of 5%, since a real margin is 5% or more and 10% or less, the source voltage value VDDH is controlled to be raised. As a result, the real margin is increased.
  • the value of the compared result signal 110 is “0”
  • the value of the compared result signal 114 is “0”
  • the value of the compared result signal 118 is “1”
  • the value of the compared result signal 122 is “1”, that is, when the source voltage value VDDH can pass only the margin of 10% or less, since a real margin is 10% or more and 15% or less, the source voltage value VDDH is controlled to be held.
  • the value of the compared result signal 110 is “0”
  • the value of the compared result signal 114 is “0”
  • the value of the compared result signal 118 is “0”
  • the value of the compared result signal 122 is “1”, that is, when the source voltage value VDDH can pass only the margin of 15% or less, since a real margin is 15% or more and 20% or less, the source voltage value VDDH is controlled to be lowered. As a result, the real margin is decreased.
  • the value of the compared result signal 110 is “0”
  • the value of the compared result signal 114 is “0”
  • the value of the compared result signal 118 is “0”
  • the value of the compared result signal 122 is “0”, that is, when the source voltage value VDDH can pass the margin of 20% or less, since a real margin is 20% or more, the source voltage value VDDH is controlled to be lowered. As a result, the real margin is decreased.
  • the source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 is controlled as shown in the Table 3 and the Table 4 in accordance with the combination of the value of the compared result signal 110 , the value of the compared result signal 114 , the value of the compared result signal 114 , the value of the compared result signal 118 and the value of the compared result signal 122 .
  • the margin of a critical path can be set to a value ranging from 10% to 15%.
  • a circuit structure in which only the source voltage value VDDH of the combined circuit 104 forming the critical path is raised without raising the source voltage of the entire part of a block of a multifunction DSP. Therefore, the source voltage value of a delay path that does not form the critical path is set to the source voltage value VDDL lower than the source voltage value VDDH. Accordingly, since the source voltages of most of the circuits that are not the critical path are not raised, this is preferable in view of reducing a consumed electric power. Thus, the problem 1 is also solved.
  • FIG. 3 is a block diagram showing how the source voltage value VDDH of a combined circuit 104 that forms a critical path is changed in the case of a structure having four canary FFs.
  • members designated by the same reference numerals as those of FIG. 2 carry out the same operations as those described in FIG. 2 , an explanation thereof will be omitted.
  • Reference numeral 201 designates a power cable for supplying a source voltage value VDDL.
  • Reference numerals 202 , 203 , 204 , 205 and 206 respectively show power cables for supplying a source voltage value VDDH-lowlow, a source voltage value VDDH-low, a source voltage value VDDH-normal, a source voltage value VDDH-high and a source voltage value VDDH-highhigh.
  • Reference numeral 208 designates a control circuit such as a CPU for controlling a switch part 207 for switching a source voltage value VDDH supplied to a level shifter 152 and a combined circuit 104 in accordance with the combination of the value of a compared result signal 110 , the value of a compared result signal 114 , the value of a compared result signal 118 and the value of a compared result signal 122 as shown in the Table 3 and the Table 4.
  • a control circuit such as a CPU for controlling a switch part 207 for switching a source voltage value VDDH supplied to a level shifter 152 and a combined circuit 104 in accordance with the combination of the value of a compared result signal 110 , the value of a compared result signal 114 , the value of a compared result signal 118 and the value of a compared result signal 122 as shown in the Table 3 and the Table 4.
  • FIG. 4 is a circuit block diagram showing a structure obtained when the first embodiment or the second embodiment is applied to a semiconductor integrated circuit on which a DVFS (Dynamic Voltage and Frequency Scaling) mechanism is specifically mounted.
  • DVFS Dynamic Voltage and Frequency Scaling
  • the semiconductor integrated circuit 300 on which the DVFS (Dynamic Voltage and Frequency Scaling) mechanism is mounted will be described in detail.
  • a method for applying the present invention to the semiconductor integrated circuit on which the DVFS (Dynamic Voltage and Frequency Scaling) mechanism is mounted will be described.
  • the semiconductor integrated circuit 300 includes a first functional block 410 supposed to be a general-purpose CPU, a second functional block 420 , a third functional block 430 , a fourth functional block 440 , a fifth functional block 450 , an SDRAM control circuit 331 for controlling an SDRAM 330 , a DMA controller 332 , an I/O control circuit 334 for controlling a group of peripheral I/Os 333 , a local bus 461 arranged in the side of the first functional block 410 and the I/O control circuit 334 , a local bus 462 arranged in the second functional block 420 side, a local bus 463 arranged in the third functional block 430 side, a local bus 464 arranged in the fourth functional block 440 side, a local bus 465 arranged in the fifth functional block 450 side, a global bus 466 arranged between the local bus 461 and the local buses 462 to 465 , a bus bridge 471 for connecting the local bus 461 to the global bus 466 , a bus bridge
  • the first functional block 410 includes a first clock generating circuit 411 for generating a first system clock (f CLK 1 ) 414 , a first inner memory 412 and a selector 413 for selecting any clock of the first system clock (f CLK 1 ) 414 , a second system clock (f CLK 2 ) 424 , a third system clock (f CLK 3 ) 434 , a fourth system clock (f CLK 4 ) 444 and a fifth system clock (f CLK 5 ) 454 and supplying the system clock to the first inner memory 412 .
  • a first clock generating circuit 411 for generating a first system clock (f CLK 1 ) 414 , a first inner memory 412 and a selector 413 for selecting any clock of the first system clock (f CLK 1 ) 414 , a second system clock (f CLK 2 ) 424 , a third system clock (f CLK 3 ) 434 , a fourth system clock (f CLK 4 ) 4
  • the second functional block 420 includes a second clock generating circuit 421 for generating the second system clock (f CLK 2 ) 424 , a second inner memory 422 and a selector 423 for selecting any clock of the first system clock (f CLK 1 ) 414 , the second system clock (f CLK 2 ) 424 , the third system clock (f CLK 3 ) 434 , the fourth system clock (f CLK 4 ) 444 and the fifth system clock (f CLK 5 ) 454 and supplying the system clock to the second inner memory 422 .
  • a second clock generating circuit 421 for generating the second system clock (f CLK 2 ) 424 , a second inner memory 422 and a selector 423 for selecting any clock of the first system clock (f CLK 1 ) 414 , the second system clock (f CLK 2 ) 424 , the third system clock (f CLK 3 ) 434 , the fourth system clock (f CLK 4 ) 444 and the fifth system clock (f CL
  • the third functional block 430 , the fourth functional block 440 and the fifth functional block 450 are constructed similarly to the first functional block 410 and the second functional block 420 .
  • the clock generating circuit 352 generates a system clock 353 and supplies the generated system clock 353 respectively to the first clock generating circuit 411 in the first functional block 410 , the second clock generating circuit 421 in the second functional block 420 , a third clock generating circuit 431 in the third functional block 430 , a fourth clock generating circuit 441 in the fourth functional block 440 , a fifth clock generating circuit 451 in the fifth functional block 450 , the SDRAM control circuit 331 and the DMA controller 332 .
  • the first system clock (f CLK 1 ) 414 supplied to a circuit in the first functional block 410 is generated in the first clock generating circuit 411 provided in the first functional block 410 .
  • the second system clock (f CLK 2 ) 424 supplied to a circuit in the second functional block 420 is generated in the second clock generating circuit 421 provided in the second functional block 420 .
  • the third system clock (f CLK 3 ) 434 supplied to a circuit in the third functional block 430 is generated in the third clock generating circuit 431 provided in the third functional block 430 .
  • the fourth system clock (f CLK 4 ) 444 supplied to a circuit in the fourth functional block 440 is generated in the fourth clock generating circuit 441 provided in the fourth functional block 440 .
  • the fifth system clock (f CLK 5 ) 454 supplied to a circuit in the fifth functional block 450 is generated in the fifth clock generating circuit 451 provided in the fifth functional block 450 .
  • the first system clock 414 generated in the first clock generating circuit 411 in the first functional block 410 is supplied not only to the selector 413 , but also to the selectors 423 to 453 provided in the second to the fifth functional blocks 420 to 450 . This is the same for other system clocks.
  • the power regulator 481 wires a power cable 482 to the first functional block 410 , a power cable 483 to the second functional block 420 , a power cable 484 to the third functional block 430 , a power cable 485 to the fourth functional block 440 and a power cable 486 to the fifth functional block 450 , respectively.
  • the association of an entire flow control is described on a main program stored in the inner memory 412 provided in the first functional block 410 supposed to be the general-purpose CPU. Processes related to an AV requiring a throughput are described on sub-programs stored in inner memories 422 to 452 provided in the second to the fifth functional blocks supposed to be multifunction DSPs. In this sense, it is the first functional block 410 supposed to be the general-purpose CPU that manages the entire work of the semiconductor integrated circuit 300 .
  • the first system clock 414 is generated that is necessary for carrying out a calculation in which the throughput of the first functional block 410 changes depending on a time on the basis of the system clock 353 supplied to the semiconductor integrated circuit 300 by using an inner PLL circuit.
  • the second system clock 424 is generated that is necessary for carrying out a calculation in which the throughput of the second functional block 420 changes depending on a time.
  • the third system clock 434 is generated that is necessary for carrying out a calculation in which the throughput of the third functional block 430 changes depending on a time.
  • the fourth system clock 441 in the fourth functional block 440 the fourth system clock 444 is generated that is necessary for carrying out a calculation in which the throughput of the fourth functional block 440 changes depending on a time.
  • the fifth clock generating circuit 451 in the fifth functional block 450 the fifth system clock 454 is generated that is necessary for carrying out a calculation in which the throughput of the fifth block 450 changes depending on a time.
  • the first functional block 410 as the general-purpose CPU has the inner memory 412 of a large capacity.
  • a scheduler (not shown in the drawing) in the functional block 410 as the general-purpose CPU generally controls the operation of the entire part of the semiconductor integrated circuit 300 .
  • the scheduler is specifically realized by executing the main program by the general-purpose CPU.
  • the first functional block 410 includes below-described information in the inner memory 412 in order to execute the main program and generally control the operation of the entire part of the semiconductor integrated circuit 300 .
  • the inner memory 412 of the first functional block 410 includes information concerning from what time, with what ability to do a work and what work volume of the work the second functional block 420 needs to carry out, at which frequency the second functional block 420 needs to operate for that purpose, and at which source voltage a source voltage needs to be set for the second functional block 420 to operate at that operating frequency, information concerning from what time, with what ability to do a work and what work volume of the work the third functional block 430 needs to carry out, at which frequency the third functional block 430 needs to operate for that purpose, and at which source voltage a source voltage needs to be set for the third functional block 430 to operate at that operating frequency, information concerning from what time, with what ability to do a work and what work volume of the work the fourth functional block 440 needs to carry out, at which frequency the fourth functional block 440 needs to operate for that purpose
  • the source voltages of the first functional block 410 , the second functional block 420 , the third functional block 430 , the fourth functional block 440 and the fifth functional block 450 are generated in the incorporated power regulator 481 .
  • the power cable 482 is wired to the first functional block 410
  • the power cable 483 is wired to the second functional block 420
  • the power cable 484 is wired to the third functional block 430
  • the power cable 485 is wired to the fourth functional block 440
  • the power cable 486 is wired to the fifth functional block 450 , respectively.
  • FIG. 5 is a diagram showing a connection of the inner memory 412 in the first functional block 410 .
  • FIG. 6 is a diagram showing a connection of the second inner memory 422 in the second functional block 420 .
  • reference numeral 412 designates the inner memory provided in the first functional block 410 .
  • Reference numeral 491 A designates a chip select signal
  • reference numeral 492 A designates an output enable signal
  • reference numeral 493 A designates a read/write signal
  • reference numeral 494 A designates an address signal
  • reference numeral 495 A designates a data signal
  • reference numeral 496 A designates a local bus.
  • Reference numeral 414 designates the first system clock supplied to the circuit in the first functional block 410 .
  • Reference numeral 424 designates the second system clock supplied to the circuit in the second functional block 420 .
  • Reference numeral 434 designates the third system clock supplied to the circuit in the third functional block 430 .
  • Reference numeral 444 designates the fourth system clock supplied to the circuit in the fourth functional block 440 .
  • Reference numeral 454 designates the fifth system clock supplied to the circuit in the fifth functional block 450 .
  • Reference numeral 413 designates the selector.
  • Reference numeral 497 A designates a control signal of the selector 413 .
  • Reference numeral 498 A designates any of the system clock signals of the first system clock 414 supplied to the circuit in the first functional block 410 , the second system clock 424 supplied to the circuit in the second functional block 420 , the third system clock 434 supplied to the circuit in the third functional block 430 , the fourth system clock 444 supplied to the circuit in the fourth functional block 440 , and the fifth system clock 454 supplied to the circuit in the fifth functional block 450 .
  • reference numeral 422 designates the inner memory provided in the second functional block 420 .
  • Reference numeral 491 B designates a chip select signal
  • reference numeral 492 B designates an output enable signal
  • reference numeral 493 B designates a read/write signal
  • reference numeral 494 B designates an address signal
  • reference numeral 495 B designates a data signal
  • reference numeral 496 B designates a local bus.
  • Reference numeral 414 designates the first system clock supplied to the circuit in the first functional block 410 .
  • Reference numeral 424 designates the second system clock supplied to the circuit in the second functional block 420 .
  • Reference numeral 434 designates the third system clock supplied to the circuit in the third functional block 430 .
  • Reference numeral 444 designates the fourth system clock supplied to the circuit in the fourth functional block 440 .
  • Reference numeral 454 designates the fifth system clock supplied to the circuit in the fifth functional block 450 .
  • Reference numeral 423 designates the selector.
  • Reference numeral 497 B designates a control signal of the selector 423 .
  • Reference numeral 498 B designates any of the system clock signals of the first system clock 414 supplied to the circuit in the first functional block 410 , the second system clock 424 supplied to the circuit in the second functional block 420 , the third system clock 434 supplied to the circuit in the third functional block 430 , the fourth system clock 444 supplied to the circuit in the fourth functional block 440 , and the fifth system clock 454 supplied to the circuit in the fifth functional block 450 .
  • the first functional block 410 When the first functional block 410 takes the initiative to write the data signal in the first functional block 410 in the inner memory 422 in the second functional block 420 , after the first functional block recognizes that the inner memory 422 in the second functional block 420 is not used by the circuit in the second functional block 420 , the first functional block controls the control signal 497 B (see FIG. 6 ) of the selector 423 to set the system clock 498 B to be the first system clock (f CLK 1 ) 414 supplied to the circuit in the first functional block 410 .
  • the first functional block sets the chip select signal 491 B to “H”, the read/write signal 493 B to a “write state” and the address signal 494 B to the address of the inner memory 422 in the second functional block 420 , controls the bus bridge 471 and the bus bridge 472 to transmit the data signal 495 A in the first functional block 410 to the data signal 495 B of the inner memory 422 in the second functional block 420 via the local bus 461 , the global bus 466 and the local bus 462 , and then, writes the data signal 495 B in the inner memory 422 in the functional block 420 .
  • the first functional block 410 When the first functional block 410 takes the initiative to read the data signal in the inner memory 422 in the second functional block 420 to the first functional block 410 , after the first functional block recognizes that the inner memory 422 in the second functional block 420 is not used by the circuit in the second functional block 420 , the first functional block controls the control signal 497 A (see FIG. 5 ) of the selector 413 to set the first system clock 414 supplied to the circuit in the first functional block 410 to be selected by the system clock 498 A.
  • the first functional block sets the chip select signal 491 A to “H”, the read/write signal 493 A to a “read state” and the address 494 A of the inner memory 422 in the second functional block 420 to an address of an area desired to be read and controls the bus bridge 472 and the bus bridge 471 to read the data signal stored in the inner memory 422 in the second functional block 420 to the first functional block 410 via the local bus 462 , the global bus 466 and the local bus 461 .
  • the operation can be realized in the same manner as described above.
  • the first functional block 410 is supposed to be the general-purpose CPU and other functional blocks than the first functional block 410 including the second functional block 420 , the third functional block 430 , the fourth functional block 440 and the fifth functional block 450 are supposed to be multifunction DSPs, in this embodiment, the general-purpose CPU that is the first functional block 410 manages the operation of the entire operation of the semiconductor integrated circuit 300 to the last.
  • the second functional block 420 , the third functional block 430 , the fourth functional block 440 and the fifth functional block 450 basically write and read the data between them in accordance with the instruction of the first functional block 410 as the general-purpose CPU under the control of the first functional block 410 as the general-purpose CPU.
  • FIG. 7 is a diagram showing a dependence of the work volume of the second functional block 420 and the source voltage (operating frequency) of the second functional block 420 on the elapse of time.
  • FIG. 8 is a diagram showing a dependence of the work volume of the first functional block 410 and the source voltage (operating frequency) of the first functional block 410 on the elapse of time.
  • a schedule of works is managed by the first functional block 410 as the general-purpose CPU that the second functional block 420 carries out a work 21 during time from t 0 to t 1 under the source voltage VDD 21 and the operating frequency f CLK 21 , a work 22 during time from t 1 to t 2 under the source voltage VDD 22 and the operating frequency f CLK 22 , a work 23 during time from t 2 to t 3 under the source voltage VDD 23 and the operating frequency f CLK 23 and a work 24 during time from t 3 to t 4 under the source voltage VDD 24 and the operating frequency f CLK 24 .
  • a schedule of works is managed by the first functional block 410 itself that the first functional block 410 carries out a work 11 during time from t 0 to t 1 under the source voltage VDD 11 and the operating frequency f CLK 11 , a work 12 during time from t 1 to t 2 under the source voltage VDD 12 and the operating frequency f CLK 12 and a work 13 during time from t 2 to t 3 under the source voltage VDD 13 and the operating frequency f CLK 13 .
  • the frequency of the first system clock 414 generated in the first clock generating circuit 411 in the first functional block 410 and supplied to the circuit in the first functional block 410 is determined depending on the calculation throughput of the work carried out in the first functional block 410 .
  • the frequency of the second system clock 424 generated in the second clock generating circuit 421 in the second functional block 420 and supplied to the circuit in the second functional block 420 is determined depending on the calculation throughput of the work carried out in the second functional block 420 .
  • a definite correlation does not exist between the frequency of the first system clock 414 generated in the first clock generating circuit 411 in the first functional block 410 and supplied to the circuit in the first functional block 410 and the frequency of the second system clock 424 generated in the second clock generating circuit 421 in the second functional block 420 and supplied to the circuit in the second functional block 420 .
  • FIG. 9 is a block diagram showing the structure of the second clock generating circuit 421 in the second functional block 420 .
  • the second clock generating circuit 421 includes a phase detector 381 for comparing the phase of the system clock 353 generated in the clock generating circuit 352 with the phase of an output of a frequency dividing circuit, a loop filter 382 , a VCO (Voltage Controlled Oscillator) 383 , and a frequency dividing circuit 384 A for dividing the frequency of an output signal from the VCO 383 into a frequency multiplied by N/M (in this case, M>N).
  • reference numeral 385 A designates a control signal from the first functional block 410 supposed to be the general-purpose CPU.
  • Reference numeral 424 designates the second system clock (f CLK 2 ) generated in the second clock generating circuit 421 in the second functional block 420 .
  • the second clock generating circuit 421 forms a PLL (Phase-Locked Loop) circuit 386 and generates the second system clock 424 synchronizing with the system clock 353 generated in the clock generating circuit 352 . Further, the operating frequency of the second system clock 424 can be set to a frequency desired by the control signal 385 A from the first functional block 410 supposed to be the general-purpose CPU.
  • PLL Phase-Locked Loop
  • the frequency of the system clock 353 generated in the clock generating circuit 352 is f CLK-353
  • the frequency of the second system clock 424 synchronizing with the system clock 353 generated in the clock generating circuit 352 is f CLK-424
  • the frequency dividing ratio of the frequency of the output signal from the VCO 383 set by the control signal 385 A from the first functional block 410 supposed to be the general-purpose CPU is N/M
  • f CLK-424 ⁇ N/M f CLK-353 (1)
  • the system clock 424 generated in the second clock generating circuit 421 that is synchronous with the system clock 353 generated in the clock generating circuit 352 can be freely controlled by the control signal 385 A from the first functional block 410 supposed to be the general-purpose CPU.
  • FIG. 10 is a block diagram showing the structure of the first clock generating circuit 411 in the first functional block 410 .
  • the same components as those of FIG. 9 are designated by the same reference numerals.
  • the first clock generating circuit 411 has the same structure as that of the second clock generating circuit 421 except that a control signal 385 B from the first functional block 410 in the second clock generating circuit 421 is a signal from the first functional block 410 itself.
  • the first clock generating circuit 411 provided in the first functional block 410 the first system clock 414 necessary for the first functional block 410 to carry out the work whose throughput changes depending on the time is generated from the system clock generating circuit 353 of the semiconductor integrated circuit 300 by using the first clock generating circuit 411 .
  • the second system clock 424 necessary for the second functional block 420 to carry out the work whose throughput changes depending on the time is generated from the system clock generating circuit 353 of the semiconductor integrated circuit 300 by using the second clock generating circuit 421 .
  • the first functional block 410 as the general-purpose CPU has the first inner memory 412 of a large capacity.
  • the first functional block 410 generally manages the entire operation of the semiconductor integrated circuit 300 .
  • the first functional block 410 has a specific schedule about in what sequence and what work the second functional block 420 carries out in the inner memory 412 of the large capacity in the form of a program.
  • the first functional block 410 has information concerning from what time, with what ability to do a work and what work volume of the work the second functional block 420 needs to carry out, during a process for executing the program, at which frequency the second functional block 420 needs to operate for that purpose, and under which source voltage the second functional block 420 needs to operate at that operating frequency.
  • the first functional block 410 reads that the second functional block 420 carries out the work 21 from the time t 0 (see FIG. 7 ) in accordance with the operating program. Then, the first functional block 410 reads the source voltage VDD 21 , the operating frequency f CLK 21 and M/N described in the equation (2) that are suitable for the work 21 from Table 5 stored in a specific area different from the operating program.
  • This Table 5 is determined by previously investigating respectively the contents of the works described in the operating program and in accordance with a minute and careful simulation about which frequencies are necessary and to which source voltages the source voltage needs to be set for that when the multifunction DSP of the second functional block 420 is allowed to carry out the works respectively.
  • the first functional block 410 initially instructs the incorporated power regulator 481 to supply the source voltage VDD 2 to the second functional block 420 .
  • the first functional block 410 writes a proper specific value of M/N in the circuit for dividing the frequency of the output signal from the VCO 383 of the second clock generating circuit 421 into a frequency multiplied by N/M (in this case, M>N) through the control signal 385 shown in FIG. 9 .
  • the second clock generating circuit 421 is set to the stable operating frequency f CLK 2 after the elapse of a set-up time of the PLL circuit 386 . Since a time necessary for the above-described setting operation is less than a time necessary for the work 21 , the time is not shown in FIG. 7 .
  • the second functional block 420 starts the work 21 .
  • the second functional block 420 When the second functional block 420 completes the work 21 , the second functional block 420 reports “information of the completion of the work 21 ” to the first functional block 410 that manages all the works.
  • a method may be, of course, used that when the second functional block 420 completes the work 21 , in place of reporting the “information of the completion of the work 21 ” to the first functional block 410 managing all the works, the second functional block 420 records the “information of the completion of the work 21 ” in a specific register as a flag and the first functional block 410 watches the register.
  • the delay paths in this circuit have various values.
  • the value of the source voltage necessary for carrying out a specific work in the multifunction DSP is determined by a group of the delay paths referred to as a critical path among the various delay paths existing in the functional block. Accordingly, the source voltages of all inner circuits of the block of the multifunction DSP do not need to be raised. As shown in FIG. 1 , it is effective from the viewpoint of reducing a consumed electric power to raise only the source voltage VDDH 151 of the combined circuit 104 forming the critical path.
  • the source voltage value VDDH supplied to the combined circuit 104 of the critical path is set to five stages of a source voltage value VDDH-lowlow, a source voltage value VDDH-low, a source voltage value VDDH-normal, a source voltage value VDDH-high and a source voltage value VDDH-highhigh, as shown in FIG. 3 , and preferably set to six source voltage values including the source voltage value VDDL supplied to other parts than the combined circuit 104 of the critical path.
  • the circuit using the canary FF shown in FIG. 18 is one example of a structure that makes it possible to design not the semiconductor integrated circuit considering the worst case, but the integrated circuit in a typical case.
  • This method improves a method by a Razor circuit formerly devised, however, has the problems as described in the problem 1 and the problem 2.
  • the first embodiment and the second embodiment shown in FIG. 1 and FIG. 2 more improve the usual method by the canary FF and show the structures that can realize a required design margin of the semiconductor integrated circuit as small as possible.
  • the above-described structures can effectively reduce the consumed electric power.
  • a part enclosed by a black thick frame in FIG. 3 shows a part of the power regulator 481 illustrated in FIG. 4 .
  • the switch part 207 for switching the source voltage value VDDH supplied to the level shifter 152 and the combined circuit 104 in accordance with the combination of the value of the compared result signal 110 , the value of the compared result signal 114 , the value of the compared result signal 118 and the value of the compared result signal 122 as shown in the Table 3 and the Table 4 may be respectively laid out in the vicinity of the critical paths or in a suitable position of the multifunction block and can be designed to be concentrically managed together in one place of the semiconductor integrated circuit.
  • the source voltages VDDL and VDDH can be supplied to the first functional block 410 by wiring the power cable 482 , to the second functional block 420 by wiring the power cable 483 , to the third functional block 430 by wiring the power cable 484 , to the fourth functional block 440 by wiring the power cable 485 , and to the fifth functional block 450 by wiring the power cable 486 .
  • a value of path delay in the source voltage value VDDL in the multifunction DSP block is shown in an axis of abscissas and the corresponding count number of the value of path delay is shown in an axis of ordinates.
  • a delay time determined by a clock frequency supplied to the multifunction DSP block is shown by a vertical line in FIG. 11 .
  • the level shifter 152 is inserted between the flip-flop 103 and the combined circuit 104 .
  • the critical path has a difference in the value of path delay, so that the difference of about three stages is supposed to exist depending on the strictness of the delay time so that the strictness is met.
  • the source voltages VDDH supplied to the combined circuit 104 of the critical path is supposed to have the five stages of voltages including the source voltage value VDDH-lowlow, the source voltage value VDDH-low, the source voltage value VDDH-normal, the source voltage value VDDH-high and the source voltage value VDDH-highhigh.
  • the values of the source voltage value VDDL, the source voltage value VDDH-lowlow, the source voltage value VDDH-low, the source voltage value VDDH-normal, the source voltage value VDDH-high and the source voltage value VDDH-highhigh are respectively 1.0 V, 1.10 V, 1.15 V, 1.20 V, 1.25 V and 1.30 V.
  • the critical path has a difference in the value of path delay.
  • the three stages of voltages including the source voltage value VDDH-lowlow, the source voltage value VDDH-low and the source voltage value VDDH-normal can be set so as to select.
  • the three stages of voltages including the source voltage value VDDH-low, the source voltage value VDDH-normal and the source voltage value VDDH-high can be set so as to select.
  • the three stages of voltages including the source voltage value VDDH-normal, the source voltage value VDDH-high and the source voltage value VDDH-highhigh can be set so as to select.
  • FIG. 12 , FIG. 13 and FIG. 14 the above-described cases are respectively shown. Since the source voltage value VDDH includes the three-stages of voltages in the critical paths respectively, the two canary FFs as shown in FIG. 1 are adequately provided.
  • intermediate source potentials in the respective cases are designed so as to obtain the case of (2) in the Table 2.
  • the initial value of the source voltage value VDDH is designed to be set to the source voltage value VDDH-low.
  • the initial value of the source voltage value VDDH is designed to be set to the source voltage value VDDH-normal.
  • the initial value of the source voltage value VDDH is designed to be set to the source voltage value VDDH-high.
  • the degree of delay of the critical path is supposed to be intermediate and the source voltage value VDDH is supposed to be designed to have the case of (2) in the Table 2.
  • the case of (1) in the Table 2 is supposed to be obtained.
  • a control since the value of the compared result signal 110 is “1” and the value of the compared result signal 114 is “1”, a control operates so as to “raise the source voltage value VDDH”.
  • the source voltage value VDDH is changed to the source voltage value VDDH-high from the source voltage value VDDH-normal set as the initial value.
  • the degree of delay of the critical path is supposed to be intermediate and the source voltage value VDDH is supposed to be designed to have the case of (2) in the Table 2.
  • the case of (3) in the Table 2 is supposed to be obtained.
  • a control operates so as to “lower the source voltage value VDDH”.
  • the source voltage value VDDH is changed to the source voltage value VDDH-low from the source voltage value VDDH-normal set as the initial value.
  • the structure of the present invention includes a function for automatically adjust a margin of the delay of the critical path to a prescribed value.
  • the source voltage value of the multifunction DSP to be set may be set to the lowest value that can pass at all costs the critical path whose delay value is the largest.
  • a plurality of canary FFs are used respectively for the critical paths.
  • This information is used for controlling respectively the source voltages of the combined circuits of the critical paths to be “raised”, “held” and “lowered”, so that the DVS (Dynamic Voltage Scaling) technique and the AVS (Adaptive Voltage Scaling) technique suitable for reducing the consumed electric power can be realized.
  • DVS Dynamic Voltage Scaling
  • AVS Adaptive Voltage Scaling
  • the semiconductor integrated circuit that utilizes the first embodiment or the second embodiment of the present invention.
  • the semiconductor integrated circuit utilizing the first embodiment or the second embodiment of the present invention is not limited to the third embodiment.
  • all of the second functional block to the fifth functional block are defined as the “multifunction DSPs”.
  • a certain functional block mainly carries out only a process of a calculation and may not sometimes correspond to a generally called “DSP”.
  • the functional block supposed to be the “multifunction block DSP”
  • a description is given to a case having the four functional blocks of the second functional block to the fifth functional block.
  • the number is not limited to four.
  • the semiconductor integrated circuit according to the present invention is effectively employed for reducing the consumed electric power of the semiconductor integrated circuit using the AVS (Adaptive Voltage Scaling) technique or the DVS (Dynamic Voltage Scaling) technique.
  • AVS Adaptive Voltage Scaling
  • DVS Dynamic Voltage Scaling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
US12/367,957 2008-02-20 2009-02-09 Semiconductor integrated circuit Active 2029-02-28 US7782125B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/835,526 US8018271B2 (en) 2008-02-20 2010-07-13 Semiconductor integrated circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JPP.2008-039228 2008-02-20
JP2008039228A JP2009200739A (ja) 2008-02-20 2008-02-20 半導体集積回路
JP2008-039228 2008-02-20

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/835,526 Continuation US8018271B2 (en) 2008-02-20 2010-07-13 Semiconductor integrated circuit

Publications (2)

Publication Number Publication Date
US20090206904A1 US20090206904A1 (en) 2009-08-20
US7782125B2 true US7782125B2 (en) 2010-08-24

Family

ID=40954562

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/367,957 Active 2029-02-28 US7782125B2 (en) 2008-02-20 2009-02-09 Semiconductor integrated circuit
US12/835,526 Active US8018271B2 (en) 2008-02-20 2010-07-13 Semiconductor integrated circuit

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/835,526 Active US8018271B2 (en) 2008-02-20 2010-07-13 Semiconductor integrated circuit

Country Status (2)

Country Link
US (2) US7782125B2 (ja)
JP (1) JP2009200739A (ja)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070162798A1 (en) * 2003-03-20 2007-07-12 Arm Limited Single event upset error detection within an integrated circuit
US20090249175A1 (en) * 2008-03-27 2009-10-01 Arm Limited Single Event Upset error detection within sequential storage circuitry of an integrated circuit
US20100088565A1 (en) * 2008-10-07 2010-04-08 Arm Limited Correction of single event upset error within sequential storage circuitry of an integrated circuit
US20110006827A1 (en) * 2008-02-20 2011-01-13 Hidekichi Shimura Semiconductor integrated circuit
US20110107166A1 (en) * 2003-03-20 2011-05-05 Arm Limited Error recovery within integrated circuit
US20110175658A1 (en) * 2010-01-20 2011-07-21 Renesas Electronics Corporation Semiconductor integrated circuit and operating voltage control method
US20120007661A1 (en) * 2010-07-06 2012-01-12 Hynix Semiconductor Inc. Apparatus and method for determining dynamic voltage scaling mode, and apparatus and method for detecting pumping voltage using the same
US20130063206A1 (en) * 2011-09-12 2013-03-14 Sony Corporation Integrated circuit
US8493120B2 (en) 2011-03-10 2013-07-23 Arm Limited Storage circuitry and method with increased resilience to single event upsets
US8791751B2 (en) 2012-01-30 2014-07-29 Renesas Electronics Corporation Semiconductor integrated circuit and method of reducing power consumption
US20150002217A1 (en) * 2013-06-28 2015-01-01 International Business Machines Corporation Real-time adaptive voltage control of logic blocks

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010087817A1 (en) 2009-01-27 2010-08-05 Agere Systems Inc. Critical-path circuit for performance monitoring
JP5589853B2 (ja) 2011-01-05 2014-09-17 富士通セミコンダクター株式会社 レベル変換回路及び半導体装置
JP5712732B2 (ja) * 2011-03-31 2015-05-07 ソニー株式会社 情報処理装置、情報処理システム、情報処理装置の制御方法、および、プログラム
EP2662791A1 (en) * 2012-05-11 2013-11-13 Stichting IMEC Nederland A method and apparatus for monitoring timing of cricital paths
US8464199B1 (en) 2012-05-16 2013-06-11 International Business Machines Corporation Circuit design using design variable function slope sensitivity
US9304531B2 (en) * 2012-10-31 2016-04-05 Broadcom Corporation Dynamically scaling voltage/frequency
JP2014109453A (ja) * 2012-11-30 2014-06-12 Renesas Electronics Corp 半導体装置
US8975954B2 (en) * 2013-01-08 2015-03-10 Qualcomm Incorporated Method for performing adaptive voltage scaling (AVS) and integrated circuit configured to perform AVS
EP2854292B1 (en) 2013-09-30 2016-04-20 Nxp B.V. Variability resistant circuit element and signal processing method
US9222971B2 (en) 2013-10-30 2015-12-29 Freescale Semiconductor, Inc. Functional path failure monitor
JP6291831B2 (ja) * 2013-12-16 2018-03-14 富士通株式会社 半導体装置
JP2015119311A (ja) * 2013-12-18 2015-06-25 富士通株式会社 半導体装置
WO2015094373A1 (en) * 2013-12-20 2015-06-25 Intel Corporation Apparatus and method for adaptive guard-band reduction
US9231591B1 (en) * 2014-12-12 2016-01-05 Xilinx, Inc. Dynamic voltage scaling in programmable integrated circuits
CN105991111B (zh) * 2015-03-02 2019-05-28 华为技术有限公司 一种时序预测电路及方法
FR3044772B1 (fr) 2015-12-04 2018-01-05 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procede pour equiper des registres d'un circuit integre pour detecter des violations temporelles
FR3058564B1 (fr) * 2016-11-07 2019-05-31 Stmicroelectronics Sa Procede et circuit de polarisation de circuits integres
US10586038B2 (en) 2017-09-08 2020-03-10 Qualcomm Incorporated Secure stack overflow protection via a hardware write-once register
US10782346B2 (en) 2019-01-20 2020-09-22 Texas Instruments Incorporated Enhanced fault detection of latched data
JP7399622B2 (ja) * 2019-03-20 2023-12-18 株式会社東芝 半導体装置及び半導体装置の制御方法
JP7451454B2 (ja) 2021-03-19 2024-03-18 信豪 高場 値比較装置
EP4371234A1 (en) * 2021-07-15 2024-05-22 Dolphin Design Circuit for detecting timing violations in a digital circuit

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745375A (en) 1995-09-29 1998-04-28 Intel Corporation Apparatus and method for controlling power usage
US6868503B1 (en) 2002-01-19 2005-03-15 National Semiconductor Corporation Adaptive voltage scaling digital processing component and method of operating the same
JP2006060086A (ja) 2004-08-20 2006-03-02 Matsushita Electric Ind Co Ltd 半導体集積回路および半導体集積回路の製造方法
US7257723B2 (en) 2005-01-07 2007-08-14 Atheros Communications, Inc. Reducing power consumption in embedded systems by controlling voltage based on system state and partition designation
JP2007249308A (ja) 2006-03-13 2007-09-27 Matsushita Electric Ind Co Ltd 半導体集積回路装置
US7278080B2 (en) 2003-03-20 2007-10-02 Arm Limited Error detection and recovery within processing stages of an integrated circuit
US20090206904A1 (en) * 2008-02-20 2009-08-20 Hidekichi Shimura Semiconductor integrated circuit
US20100019818A1 (en) * 2006-08-03 2010-01-28 Freescale Semiconductor Inc. Device and method for power management
US20100045364A1 (en) * 2008-08-25 2010-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Adaptive voltage bias methodology
US20100090738A1 (en) * 2008-10-13 2010-04-15 Wei-Pin Changchein Circuit and Method for Clock Skew Compensation in Voltage Scaling

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5027085A (en) * 1989-10-03 1991-06-25 Analog Devices, Inc. Phase detector for phase-locked loop clock recovery system
JPH08237104A (ja) * 1995-02-23 1996-09-13 Nippon Telegr & Teleph Corp <Ntt> ビット位相検出回路およびビット位相同期回路
JP4457423B2 (ja) * 1999-01-20 2010-04-28 ソニー株式会社 電源電圧制御装置
US6901339B2 (en) * 2003-07-29 2005-05-31 Agilent Technologies, Inc. Eye diagram analyzer correctly samples low dv/dt voltages
JP2005214732A (ja) * 2004-01-28 2005-08-11 Sony Corp クリティカル・パス評価方法及び遅延状態計測回路、並びにｌｓｉ製造方法
JP4953716B2 (ja) * 2006-07-25 2012-06-13 パナソニック株式会社 半導体集積回路およびその関連技術

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745375A (en) 1995-09-29 1998-04-28 Intel Corporation Apparatus and method for controlling power usage
US6868503B1 (en) 2002-01-19 2005-03-15 National Semiconductor Corporation Adaptive voltage scaling digital processing component and method of operating the same
US7278080B2 (en) 2003-03-20 2007-10-02 Arm Limited Error detection and recovery within processing stages of an integrated circuit
JP2006060086A (ja) 2004-08-20 2006-03-02 Matsushita Electric Ind Co Ltd 半導体集積回路および半導体集積回路の製造方法
US7257723B2 (en) 2005-01-07 2007-08-14 Atheros Communications, Inc. Reducing power consumption in embedded systems by controlling voltage based on system state and partition designation
JP2007249308A (ja) 2006-03-13 2007-09-27 Matsushita Electric Ind Co Ltd 半導体集積回路装置
US20100019818A1 (en) * 2006-08-03 2010-01-28 Freescale Semiconductor Inc. Device and method for power management
US20090206904A1 (en) * 2008-02-20 2009-08-20 Hidekichi Shimura Semiconductor integrated circuit
US20100045364A1 (en) * 2008-08-25 2010-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Adaptive voltage bias methodology
US20100090738A1 (en) * 2008-10-13 2010-04-15 Wei-Pin Changchein Circuit and Method for Clock Skew Compensation in Voltage Scaling

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Flautner, Krisztian et al.,"A Combined Hardware-Software Approach for Low-Power SoCs: Applying Adaptive Voltage Scaling and Intelligent Energy management Software," Design 2003 (System-on-Chip and ASIC Design Conference.
Fujiyoshi, Toshihide et al., An H.264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling, 2005 IEEE International Solid-State Circuits Conference, Dig. Tech, Papers, pp. 132-133.
Sato, Toshinori et al., "A Simple Flip-Flop Circuit for Typical-Case Designs for DFM," 8th International Symposium on Quality Electronic Design, 2007.

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8185812B2 (en) 2003-03-20 2012-05-22 Arm Limited Single event upset error detection within an integrated circuit
US9164842B2 (en) 2003-03-20 2015-10-20 Arm Limited Error recovery within integrated circuit
US8185786B2 (en) 2003-03-20 2012-05-22 Arm Limited Error recovery within processing stages of an integrated circuit
US20070162798A1 (en) * 2003-03-20 2007-07-12 Arm Limited Single event upset error detection within an integrated circuit
US20110093737A1 (en) * 2003-03-20 2011-04-21 Krisztian Flautner Error recovery within processing stages of an integrated circuit
US20110107166A1 (en) * 2003-03-20 2011-05-05 Arm Limited Error recovery within integrated circuit
US20110126051A1 (en) * 2003-03-20 2011-05-26 Krisztian Flautner Error recover within processing stages of an integrated circuit
US9448875B2 (en) 2003-03-20 2016-09-20 Arm Limited Error recovery within integrated circuit
US8407537B2 (en) 2003-03-20 2013-03-26 Arm Limited Error recover within processing stages of an integrated circuit
US8650470B2 (en) 2003-03-20 2014-02-11 Arm Limited Error recovery within integrated circuit
US8018271B2 (en) * 2008-02-20 2011-09-13 Panasonic Corporation Semiconductor integrated circuit
US20110006827A1 (en) * 2008-02-20 2011-01-13 Hidekichi Shimura Semiconductor integrated circuit
US8171386B2 (en) * 2008-03-27 2012-05-01 Arm Limited Single event upset error detection within sequential storage circuitry of an integrated circuit
US20090249175A1 (en) * 2008-03-27 2009-10-01 Arm Limited Single Event Upset error detection within sequential storage circuitry of an integrated circuit
US20100088565A1 (en) * 2008-10-07 2010-04-08 Arm Limited Correction of single event upset error within sequential storage circuitry of an integrated circuit
US8161367B2 (en) 2008-10-07 2012-04-17 Arm Limited Correction of single event upset error within sequential storage circuitry of an integrated circuit
US8386988B2 (en) 2010-01-20 2013-02-26 Renesas Electronics Corporation Semiconductor integrated circuit and operating voltage control method
US20110175658A1 (en) * 2010-01-20 2011-07-21 Renesas Electronics Corporation Semiconductor integrated circuit and operating voltage control method
US20120007661A1 (en) * 2010-07-06 2012-01-12 Hynix Semiconductor Inc. Apparatus and method for determining dynamic voltage scaling mode, and apparatus and method for detecting pumping voltage using the same
US8319544B2 (en) * 2010-07-06 2012-11-27 SK Hynix Inc. Determining and using dynamic voltage scaling mode
US8493120B2 (en) 2011-03-10 2013-07-23 Arm Limited Storage circuitry and method with increased resilience to single event upsets
US20130063206A1 (en) * 2011-09-12 2013-03-14 Sony Corporation Integrated circuit
US8648650B2 (en) * 2011-09-12 2014-02-11 Sony Corporation Integrated circuit with dynamic power supply control
US8791751B2 (en) 2012-01-30 2014-07-29 Renesas Electronics Corporation Semiconductor integrated circuit and method of reducing power consumption
US20150002217A1 (en) * 2013-06-28 2015-01-01 International Business Machines Corporation Real-time adaptive voltage control of logic blocks
US8988140B2 (en) * 2013-06-28 2015-03-24 International Business Machines Corporation Real-time adaptive voltage control of logic blocks

Also Published As

Publication number Publication date
JP2009200739A (ja) 2009-09-03
US20090206904A1 (en) 2009-08-20
US20110006827A1 (en) 2011-01-13
US8018271B2 (en) 2011-09-13

Similar Documents

Publication Publication Date Title
US7782125B2 (en) Semiconductor integrated circuit
US10007293B2 (en) Clock distribution network for multi-frequency multi-processor systems
CN101136240B (zh) Dll电路及包含dll电路的半导体器件
CN102904553B (zh) 利用粗糙时钟门控的动态频率控制
US8086814B2 (en) Semiconductor integrated circuit apparatus
KR20160008258A (ko) 반도체 장치
TWI475355B (zh) 用於資料接收及傳輸之方法及相關之積體電路
US7003683B2 (en) Glitchless clock selection circuit
WO2022262570A1 (zh) 时钟管理电路、芯片及电子设备
US10650112B1 (en) Multi-bit clock gating cell to reduce clock power
KR102312146B1 (ko) 동적 전력 절감을 위한 저전압 클록 스윙 내성 순차 회로들
US6765419B2 (en) Dynamic delay line control
JPH11289321A (ja) 半導体集積回路装置
US20220171718A1 (en) Shunt-series and series-shunt inductively peaked clock buffer, and asymmetric multiplexer and de-multiplexer
WO2011013270A1 (ja) 半導体装置
JP2012238139A (ja) クロックツリー生成方法、クロックツリー生成プログラム、記録媒体、およびクロックツリー生成装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: PANASONIC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIMURA, HIDEKICHI;REEL/FRAME:022389/0639

Effective date: 20090106

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: GODO KAISHA IP BRIDGE 1, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC CORPORATION (FORMERLY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.);REEL/FRAME:032152/0514

Effective date: 20140117

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12