US7432656B2 - Plasma display panel and method for manufacturing same - Google Patents

Plasma display panel and method for manufacturing same Download PDF

Info

Publication number
US7432656B2
US7432656B2 US10/533,605 US53360505A US7432656B2 US 7432656 B2 US7432656 B2 US 7432656B2 US 53360505 A US53360505 A US 53360505A US 7432656 B2 US7432656 B2 US 7432656B2
Authority
US
United States
Prior art keywords
crystal
display panel
plasma display
protective layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/533,605
Other languages
English (en)
Other versions
US20060012721A1 (en
Inventor
Yukihiro Morita
Masatoshi Kitagawa
Kiichiro Oishi
Mikihiko Nishitani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Assigned to MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. reassignment MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KITAGAWA, MASATOSHI, MORITA, YUKIHIRO, NISHITANI, MIKIHIKO, OISHI, KIICHIRO
Publication of US20060012721A1 publication Critical patent/US20060012721A1/en
Priority to US12/015,310 priority Critical patent/US7816869B2/en
Application granted granted Critical
Publication of US7432656B2 publication Critical patent/US7432656B2/en
Assigned to PANASONIC CORPORATION reassignment PANASONIC CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/20—Constructional details
    • H01J11/34—Vessels, containers or parts thereof, e.g. substrates
    • H01J11/40—Layers for protecting or enhancing the electron emission, e.g. MgO layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J11/00—Gas-filled discharge tubes with alternating current induction of the discharge, e.g. alternating current plasma display panels [AC-PDP]; Gas-filled discharge tubes without any main electrode inside the vessel; Gas-filled discharge tubes with at least one main electrode outside the vessel
    • H01J11/10—AC-PDPs with at least one main electrode being out of contact with the plasma
    • H01J11/12—AC-PDPs with at least one main electrode being out of contact with the plasma with main electrodes provided on both sides of the discharge space
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J9/00—Apparatus or processes specially adapted for the manufacture, installation, removal, maintenance of electric discharge tubes, discharge lamps, or parts thereof; Recovery of material from discharge tubes or lamps
    • H01J9/02—Manufacture of electrodes or electrode systems

Definitions

  • the present invention relates to manufacturing methods for gas discharge panels such as plasma display panels, and in particular to improving the protective layer.
  • a plasma display panel is a type of gas discharge panel that achieves image display by using UV light from gas discharges to excite phosphors to emit visible light.
  • PDPs can be classified into alternating current (AC) and direct current (DC) types on the basis of how discharges are formed, with the AC type being more typical because of its superiority in terms of luminance, luminous efficiency and device life.
  • two thin glass panel surfaces having a plurality of electrodes (display & address electrodes) disposed thereon and dielectric layers covering the electrodes oppose each other via a plurality of barrier ribs.
  • Phosphor layers are disposed between adjacent barrier ribs and a discharge gas is enclosed between the two glass panels, with a plurality of discharge cells (subpixels) formed in a matrix.
  • a protective layer (film) is formed on a surface of the dielectric layer covering the display electrodes.
  • the protective layer preferably provides for significant reductions in both a firing voltage Vf and any discharge-to-discharge variability between the cells.
  • a magnesium oxide (MgO) crystal film is ideal as the protective layer, given the excellent spatter resistance and large secondary electron emission coefficient of MgO.
  • Phosphor luminescence in a PDP is achieved by applying suitable voltages to the plurality of electrodes based on a so-called intrafield time division grayscale display scheme to generate discharges within the discharge gas when the PDP is driven.
  • each display frame is firstly divided into a plurality of subframes and each subframe is further divided into a plurality of time periods.
  • the wall charge over the entire screen is firstly reset (reset period), before selectively generating an address discharge to store wall charge in discharge cells for turning ON (address period), and sustaining the discharge for a fixed period of time by applying an AC voltage (sustain voltage) simultaneously to all of the discharge cells (sustain period).
  • discharge probability the discharge probability of the address discharge, for example, can be raised proportionately to the width of the applied pulse.
  • a typical PDP structure is disclosed, for example, in Japanese Patent Application Publication No. 09-92133.
  • an MgO protective layer is used to realize low voltage operation, although the operating voltage still is high in comparison to LCD display devices, for example.
  • a high voltage transistor is thus needed in the drive IC, this being one of the factors hiking up the cost of PDPs. This has lead to present demands to move away from using costly high voltage transistors while at the same time reducing the firing voltage Vf in order to reduce the energy consumption of PDPs.
  • the MgO film that constitutes the protective layer can be deposited by printing (thick film technique) an organic material (MgO precursor).
  • the protective layer is formed by mixing an liquid organic material with a glass material, spin coating the mixture on a glass panel surface and baking the applied mixture at around 600° C. to crystallized the MgO.
  • Printing is relatively simple and low cost in comparison to the VD, EBD and sputtering techniques, and is also an excellent choice in terms of throughput since a vacuum process is not required.
  • Discharge variability is a problem that needs addressing since it results in so-called “black noise”, possibly making it difficult to achieve satisfactory image display performance.
  • Black noise is when selected discharge cells fail to turn ON, increasing the likelihood of a demarcation arising between illuminated and non-illuminated areas on the screen. Black noise is thought to arise either from failed or weak address discharges, since it is disparate cells rather than all selected cells a single line (i.e. longitudinal direction of the display electrodes) or a single column (i.e. longitudinal direction of adjacent barrier ribs) that fail to turn ON. Electrons emitted from the MgO are known to play a major part in this.
  • the present invention devised in view of the above problems, aims to provide a PDP capable of excellent image display performance by efficiently reducing both the firing voltage Vf and discharge-to-discharge variability while remaining relatively low cost, and to a manufacturing method for the same.
  • the present invention is a plasma display panel in which a first substrate having a protective layer formed thereon opposes a second substrate across a discharge space, with the substrates being sealed around a perimeter thereof.
  • a first material and a second material of different electron emission properties are exposed to the discharge space, with at least one of the first material and the second material being in a dispersed state.
  • the first and second materials may be first and second crystals, and the second crystal may be dispersed throughout the first crystal at the surface of the protective layer.
  • the purity of the second crystal preferably is higher than the first crystal.
  • the protective layer may be formed mainly from MgO, and the second crystal may be formed from fine MgO crystalline particles.
  • the first crystal may be obtained by baking an MgO precursor.
  • the properties of the protective layer related to reducing the firing voltage Vf are exhibited by both the MgO crystal as the first crystal and the fine MgO crystalline particles as the second crystal.
  • an electric field generated in the discharge space when the PDP is driven excites the discharge gas, causing rare gas atoms in the discharge gas to move toward the surface of the protective layer.
  • This initiates the so-called Auger process according to which electrons in a valence band of the protective layer migrate, causing other electrons in the protective layer to be ejected by potential emission (PE) into the discharge space.
  • PE potential emission
  • Very good secondary electron emission properties are exhibited as a result, allowing the firing voltage Vf to be reduced.
  • This potential emission thus enables the protective layer to achieve a required level of secondary electron emission (y) despite the electron emission properties of the MgO crystal being only moderate. Adequate effects are thus obtained even when a low cost MgO precursor used when forming the protective layer by a thick film technique is employed in the MgO crystal of the present invention.
  • the properties of the protective layer related to suppressing discharge variability are exhibited by the fine MgO crystalline particles, whose very pure crystal structure results in excellent electron emission properties. That is, when the electric field is generated in the discharge space, firstly the electrons in the fine MgO crystalline particles migrate to oxygen deficient regions as a result of the vacuum ultraviolet (VUV) that accompanies the electric field. The oxygen deficient regions then act as the luminescence center due to the energy difference between the electrons in these regions, and emit visible light. The visible light causes electrons in the fine MgO crystalline particles to be excited from the valence band to an energy level in a vicinity of the conduction band.
  • the carrier density of the protective layer is improved by this increase in impurity electrons, allowing for impedance control. The occurrence of black noise is thus prevented in addition to any discharge-to-discharge variability when the PDP is driven being controlled and discharge probability improved, enabling very good image display properties to be exhibited.
  • FIG. 1 is a partial sectional view showing the main structure of a PDP in an embodiments 1;
  • FIG. 2 shows an exemplary PDP operating process
  • FIG. 3 shows the structure of a protective layer in embodiment 1
  • FIG. 4 shows the structure of a protective layer in an embodiment 2
  • FIG. 5 is an energy band diagram of the protective layer
  • FIGS. 6A & 6B are partial cross-sectional views showing the main structure of a PDP in an embodiment 3;
  • FIG. 7 shows photoelectron spectroscopy data for MgO and Al
  • FIG. 8 shows the energy bands of MgO and Al
  • FIGS. 9A & 9B are structural diagrams of protective layers formed from either a composite of MgO and another material or a composite material.
  • FIGS. 10A & 10B are partial sectional views showing the main structure of a PDP in an embodiment 4.
  • FIG. 1 is a partial sectional view showing the main structure of an AC PDP 1 in embodiment 1 of the present invention.
  • the z direction corresponds to a thickness direction of PDP 1
  • the xy direction corresponds to a plane parallel with the panel surfaces of PDP 1 .
  • PDP 1 is a 42-inch class PDP conforming to NTSC specifications, although the present invention may naturally be applied to other sizes and specifications such as XGA, SXGA and the like.
  • PDP 1 is broadly divided into a front panel 10 and a back panel 16 disposed with main surfaces opposing each other.
  • Display electrodes 12 and 13 are disposed on a main surface of a front glass panel 11 forming a substrate of front panel 10 .
  • Display electrodes 12 and 13 are formed by respectively layering buslines 121 and 131 (thickness: 7 ⁇ m; width: 95 ⁇ m) made from a silver (Ag) thick film (thickness: 2 ⁇ m-10 ⁇ m), an aluminum (Al) thin film (thickness: 0.1 ⁇ m-1 ⁇ m) or a chromium/copper/chromium (Cr/Cu/Cr) multilayer thin film (thickness: 0.1 ⁇ m-1 ⁇ m) etc.
  • band-shaped transparent electrodes 120 and 130 (thickness: 0.1 ⁇ m; width: 150 ⁇ m) made from a transparent conductive material such as indium tin oxide (ITO) and tin oxide (SnO 2 ).
  • ITO indium tin oxide
  • SnO 2 tin oxide
  • a dielectric layer 14 of low melting point glass composed mainly of lead oxide (PbO), bismuth oxide (Bi 2 O 3 ) or phosphate (PO 4 ) is formed over the entire surface of front glass panel 11 on which display electrodes 12 and 13 are disposed, using a screen printing technique or the like.
  • Dielectric layer 14 performs a current limiting function unique to AC PDPs that allows for longer device life in comparison to DC PDPs.
  • the surface of dielectric layer 14 is sequentially coated with a protective layer 15 of approximately 1.0 ⁇ m in thickness.
  • a main feature of embodiment 1 is the structuring of protective layer 15 from MgO having two types of compositions with different electron emission properties.
  • Fine MgO crystalline particles 15 B are dispersed throughout an MgO crystal 15 A at the surface of protective layer 15 exposed to discharge spaces 24 (described in later section).
  • MgO crystal 15 A is a first material formed by baking an organic precursor, while fine MgO crystalline particles 15 B are a second material crystallized prior to the precursor being baked.
  • Very good image display properties are achieved according to this structure because of the electron emission properties of protective layer 15 exhibited as a result of fine MgO crystalline particles 15 B on the one hand, and the firing voltage Vf being sufficiently reduced by both MgO crystal 15 A and fine MgO crystalline particles 15 B when PDP 1 is driven on the other. This effect is described in detail in a later section.
  • Address electrodes 18 ⁇ m of 60 ⁇ m in width and made from an Ag thick film (thickness: 2 ⁇ m-10 ⁇ m), an Al thin film (thickness: 0.1 ⁇ m-1 ⁇ m) or a Cr/Cu/Cr multilayer thin film (thickness: 0.1 ⁇ m-1 ⁇ m) etc. are arranged in a stripe-pattern on a main surface of a back glass panel 17 forming a substrate of back panel 16 , so as to be long in the x direction and evenly spaced (every 360 ⁇ m) in the y direction.
  • a dielectric film 19 of 30 ⁇ m in thickness is coated over the entire surface of back glass panel 17 so as to cover address electrodes 18 .
  • Barrier ribs 20 (height: 150 ⁇ m; width: 40 ⁇ m) are arranged on dielectric film 19 in the gaps between adjacent address electrodes 18 , with subpixels SU being sectioned off by adjacent barrier ribs 20 , which act to prevent discharge errors and optical crosstalk in the x direction.
  • Phosphor layers 21 to 23 corresponding to the colors red (R), green (G) and blue (B) for color display are formed on the sidewalls between two adjacent barrier ribs 20 and on the surface of dielectric film 19 therebetween.
  • dielectric film 19 may be omitted and address electrodes 18 covered directly by phosphor layers 21 to 23 .
  • Front panel 10 and back panel 16 are disposed opposite each other so that address electrodes 18 are orthogonal to display electrodes 12 and 13 in a longitudinal direction, and a perimeter portion of panels 10 and 16 is sealed with glass frit.
  • a discharge gas (enclosed gas) formed from an inert gas component such as helium (He), xenon (Xe) and neon (Ne) is enclosed between panels 10 and 16 at a prescribed pressure (generally around 53.2 kPa-79.8 kPa).
  • the spaces between adjacent barrier ribs 20 are discharge spaces 24 , and the areas where an adjoining pairs of display electrodes 12 and 13 intersects address electrodes 18 with discharge spaces 24 sandwiched therebetween correspond to subpixels SU relating to image display.
  • the cell pitch is 1080 ⁇ m in the x direction and 360 ⁇ m in the y direction.
  • a single pixel (1080 ⁇ m ⁇ 1080 ⁇ m) is structured by three adjoining RGB subpixels SU.
  • PDP 1 having the above structure is driven using a drive unit (not depicted) that supplies power to display electrodes 12 and 13 and address electrodes 18 .
  • a drive unit (not depicted) that supplies power to display electrodes 12 and 13 and address electrodes 18 .
  • an AC voltage of anywhere from a few dozen kHz to a few hundred kHz is applied to the gap between the pairs of electrodes 12 and 13 to generate a discharge in subpixels SU and excite phosphor layers 21 to 23 to emit visible light due to the UV from excited Xe atoms.
  • the drive unit controls the luminescence of the cells using a binary control (ON/OFF), and divides individual time-series frames (externally input images) into six subframes, for example.
  • the luminescence frequency of the sustain discharge of each subframe is set by weighting the subframes so that the relative luminance ratio is 1:2:4:8:16:32, for example.
  • FIG. 2 shows an exemplary drive waveform process. Drive waveforms for the m th subframe in the frame are illustrated. As seen from FIG. 2 , reset, address, sustain and erase periods are allocated to each subframe.
  • a positive reset pulse having a falling ramp waveform and exceeding the firing voltage Vf is applied to all of display electrodes 12 and 13 .
  • a positive pulse is applied to all of address electrodes 18 at the same time in order to prevent electrification and ion bombardment in relation to back panel 16 .
  • a reset discharge (weak surface discharge) is generated in all of the cells as a result of the voltage differential between the rise and fall of the applied pulses, storing wall charge in all of the cells and placing the entire screen in a uniformly electrified state.
  • the address period selected cells are addressed (ON/OFF setting) on the basis of an image signal divided into subframes.
  • the potential of scan electrodes 12 is positively biased relative to the ground electrodes, while the potential of all of sustain electrodes 13 is negatively biased.
  • the lines are selected in order one line at a time from the top of the panel, and a negative scan pulse is applied to scan electrodes 12 in selected lines.
  • a positive address pulse is applied to address electrodes 18 corresponding to cells for turning ON. The weak surface discharge from the reset period is thus carried over, allowing an address discharge to be performed and wall charge stored only in targeted cells.
  • the discharge is sustained by expanding the ON state of cells set by the address discharge in order to secure luminance according to grayscale levels.
  • the potential of all of address electrodes 18 is positively biased and a positive sustain pulse is applied to all of sustain electrodes 13 in order to prevent unnecessary discharges.
  • the sustain pulse is then applied alternately to scan electrodes 12 and sustain electrodes 13 to repeat the discharges for a prescribed time period.
  • a decreasing pulse is applied to scan electrodes 12 , erasing the wall charge.
  • the lengths of the reset period and address period are fixed irrespective of luminance weight
  • the length of the sustain period increases with increases in luminance weight.
  • the display periods of the subfields differ in length from each other.
  • the various discharges performed in the subfields result in a resonance line having a sharp peak at 147 nm due to the Xe, and VUV consisting of a molecular beam whose center is at 173 nm.
  • the VUV is irradiated onto phosphor layers 21 to 23 , generating visible light.
  • Multicolor/multi-grayscale display is achieved as a result of the combinations of subframes for each of the colors RGB.
  • PDP discharge characteristics depend largely on the discharge properties of protective layer 15 exposed to the discharge gas in discharge spaces 24 .
  • the protective layer is required to help reduce the firing voltage Vf (secondary electron emission properties) and suppress discharge variability, with PDP image display performance improving as both properties improve.
  • PDP 1 in embodiment 1 is structured so that, as shown in the FIG. 3 frontal view of the protective layer, an MgO crystal 15 A and fine MgO crystalline particles 15 B of different electron emission properties are present at least at the surface of protective layer 15 exposed to discharge spaces 24 .
  • An MgO precursor of organic material is baked to form MgO crystal 15 A.
  • Fine MgO crystalline particles 15 B are crystallized prior to the precursor being baked, and have a crystal structure of higher purity than MgO crystal 15 A.
  • protective layer 15 in FIG. 3 is structured such that fine MgO crystalline particles 15 B are dispersed as a second crystal throughout MgO crystal 15 A as a first crystal.
  • protective layer 15 exhibits characteristics that allow the firing voltage Vf to be lowered as a result of both MgO crystal 15 A and fine MgO crystalline particles 15 B.
  • the discharge gas is excited by an electric field generated in discharge spaces 24 when the PDP is driven, causing Ne + in the discharge gas to approach the surface of the protective layer.
  • This initiates the so-called Auger process according to which electrons in the valence band of the protective layer migrate to the outer shell of the Ne.
  • other electrons in the protective layer receive the change in energy of the electrons that have migrated to Ne + and are ejected into discharge spaces 24 by potential emission. Very good secondary electron emission properties are exhibited as a result, allowing for a reduction in the firing voltage Vf.
  • the potential emission of electrons enables the protective layer to achieve an adequate secondary electron emission ( ⁇ ) despite the electron emission properties of MgO crystal 15 A being only moderate. Adequate effects are thus obtained even when an MgO precursor used in a thick film technique for manufacturing protective layers is employed in MgO crystal 15 A of embodiment 1. While this thick film technique results in some impurities such as the carbon component of the MgO precursor remaining in the protective layer, embodiment 1 enables a protective layer having very good characteristics to be formed even in this case. This allows the merit of thick film techniques, namely, low cost manufacturing of protective layers with excellent throughput, to be effectively utilized without relying on a thin film technique that includes major installations such as a vacuum process.
  • the properties of protective layer 15 related to suppressing discharge variability are exhibited by fine MgO crystalline particles 15 B, whose very pure crystal structure results in excellent electron emission properties.
  • VUV following on from the electric field generated in discharge spaces 24 when PDP 1 is driven causes electrons in fine MgO crystalline particles 15 B to migrate to oxygen deficient regions.
  • the oxygen deficient regions then act as the luminescence center owing to the energy difference (E 2 -E 1 ) between electrons in these regions, and emit visible light.
  • E 2 -E 1 energy difference between electrons in these regions, and emit visible light.
  • electrons in fine MgO crystalline particles 15 B are excited from the valence band Ev to an energy level (impurity level E 3 ) in a vicinity of the conduction band Ec.
  • the carrier density of protective layer 15 improves with the increase in electrons having impurity level E 3 , allowing for impedance control. Black noise can thus be prevented in addition to controlling discharge variability when PDP 1 is driven, improving the discharge probability of the PDP. Since the properties of protective layer 15 related to suppressing discharge variability are similar to those achieved with carrier doping in semiconductors, high crystallinity (few impurities, excellent orientability, etc.) is demanded of protective layer 15 in order to realize these properties.
  • embodiment 1 in order to achieve excellent suppression of discharge variability, uses fine MgO crystalline particles 15 B having excellent electron emission properties (i.e. high crystallinity), and assigns these particles with the task of suppressing discharge variability to prevent black noise. In fine MgO crystalline particles 15 B, so as to obtain a large number of oxygen-depleted regions, an oxygen rich composition is used.
  • the degrees of freedom in relation to cell design and manufacturing method as well in relation to controlling discharge characteristics can be expanded because of a plurality of insulators (crystals) 15 A and 15 B of different electron emission properties being exposed at the surface of protective layer 15 facing into discharge spaces 24 , and the task of achieving the discharge characteristics assigned to individual crystals 15 A and 15 B.
  • PDP 1 of embodiment 1 it is also possible with PDP 1 of embodiment 1 to reduce the firing voltage Vf without using a costly high voltage transistor in the drive circuit, and to obtain very good image characteristics by suppressing discharge variability and thus preventing black noise.
  • the insulators (crystals) exposed at the surface of protective layer 15 facing into discharge spaces 24 are not limited to MgO, it being possible to use one or more insulators of another type such as magnesium aluminate (MgAlO), barium oxide (BaO), calcium oxide (CaO), zinc oxide (ZnO) and strontium oxide (SrO).
  • MgAlO magnesium aluminate
  • BaO barium oxide
  • CaO calcium oxide
  • ZnO zinc oxide
  • the method of forming protective layer 15 in embodiment 1 is not limited to the adding of fine MgO crystalline particles to an MgO precursor and the application and baking of the result.
  • a method may be adopted whereby liquid materials are mixed together, or patterning or post-patterning etchback performed.
  • the above protective layer 15 of embodiment 1 is able to achieve excellent effects with the structure described above, although performing the following devices enables these effects to be further enhanced.
  • the suppression of discharge variability can be enhanced because of a luminescence center being formed that generates visible light of approximately 700 nm, and the number of electrons excited in a vicinity of the conduction band being increased along with an abundant emission of visible light (see CC Chao, Journal of Physical and Chemical Solids 32, 2517(1971); M. Maghrabi, F. Thorne and PD Townsend, “Influence of trapped impurities on luminescence from MgO: Cr”, Nuclear Instruments and Methods in Physics Research (NIM) Sect. B, Vol. 191 (2002), Issue 1-4, pp. 181-185.
  • NIM Nuclear Instruments and Methods in Physics Research
  • the suppression of discharge variability and reduction in black noise is also enhanced by adding silicon (Si), hydrogen (H) and the like to at least fine MgO crystalline particles 15 B at a density of around 1 E-16/cm 3 or greater, because of the additives acting as a reservoir for excited electrons in a vicinity of the conduction band, allowing the life of visible light emission from the luminescence center to be extended.
  • Si may be added to at least fine MgO crystalline particles 15 B by either processing the basic structures of 15 A and 15 B, which are obtained by baking, under an atmosphere within which a gas that includes silane (SiH 4 ) or disilane (Si 2 H 6 ) is in a plasma state, or injecting (doping) Si atoms or molecules that include Si. Fine MgO crystalline particles having Si added thereto may also be used.
  • H may be added to the protective layer by annealing the surface of the protective layer under an H 2 atmosphere, or performing processing by placing the protective layer under an atmosphere within which a gas that includes H 2 is in a plasma state.
  • this manufacturing method is also applicable as a manufacturing method for PDP 1 pertaining to other embodiments of the present invention.
  • Display electrodes are manufactured on the surface of a front glass panel made from soda lime glass of approximately 2.6 mm in thickness.
  • the display electrodes are formed using a printing technique, although they can also be formed with other methods such as die coating or blade coating.
  • an ITO (transparent electrode) material is applied to the front glass panel in a prescribed pattern.
  • the applied material is then dried.
  • a photomask technique with a metal (Ag) powder and an organic vehicle is mixed a photosensitive resin. This is applied over the transparent electrode material and covered with a mask having the pattern of the display electrodes. The mask is then exposed from above and developed/baked (baking temp. of approx. 590° C.-600° C.). Buslines are thus formed on the transparent electrodes.
  • This photomask technique enables the width of the buslines to be reduced to approximately 30 ⁇ m, in comparison with conventional screen-printing techniques whose minimum width is 100 ⁇ m.
  • materials other than Ag can be used in the buslines, examples of which include platinum (Pt), gold (Au), Al, nickel (Ni), Cr, tin oxide, and indium oxide.
  • the electrodes by etching a film of electrode material made using a vacuum deposition or spattering technique is also possible.
  • a paste formed by mixing an organic binder made from butyl carbitol acetate and a lead oxide or bismuth oxide dielectric glass powder having a softening point of 550° C. to 600° C. is applied over the display electrodes.
  • the applied paste is then baked at around 550° C. to 650° C. to form the dielectric layer.
  • the protective layer which is a feature of the present invention, is then formed on the surface of the dielectric layer using a printing (thick film) technique.
  • fine MgO crystalline particles (product of Ube Industries Ltd.) having an average particle diameter of 50 nm are mixed as a preformed second crystal material with an MgO precursor (liquid organic material) as a first crystal material, being one or more members selected from the group consisting of magnesium diethoxide, magnesium naphthenate, magnesium octoate, magnesium dimethoxide.
  • MgO precursor liquid organic material
  • This paste is applied over the dielectric layer using a spin coating technique at a thickness of approximately 1 ⁇ m.
  • Other printing techniques that can be used include die coating and blade coating.
  • the applied paste is baked at approximately 600° C. to sufficiently eliminate the carbon component and other impurities present in the material, thereby forming the protective layer of embodiment 1.
  • materials other than those given above may be used as the MgO precursor.
  • fine MgO crystalline particles made from a single material are used, although fine MgO crystalline particles made from a suitable combination of materials may be used with the aim, for example, of securing the particle density in the protective layer.
  • the size of the fine MgO crystalline particles may be suitably determined depending on the thickness of the protective layer, with particles of several dozen to several hundred nanometers in size being suitable in terms of current protective layer design (thickness: approx. 700 nm-1 ⁇ m).
  • the protective layer of the present invention excels in terms of the very good performance that is achieved even when using a thick film technique, although a thin film technique may be used if manufacturing costs and throughput are within an acceptable range.
  • a conventional vacuum process is performed with two different materials being used as the evaporation source.
  • a screen-printing technique is used to apply a conductive material composed mainly of Ag at regular intervals in a stripe pattern on the surface of a back glass panel formed from soda lime glass of approximately 2.6 mm in thickness. So that PDP 1 conforms to NTSC or VGA specifications for 42-inch class PDPs, the interval between two adjacent address electrodes is here set to around 0.4 mm or below.
  • a lead glass paste is then applied at a thickness of approximately 20 ⁇ m to 30 ⁇ m across the entire surface of the back glass panel on which the address electrodes are formed and the applied paste is baked to form the dielectric film.
  • Barrier ribs of approximately 60 ⁇ m to 100 ⁇ m in height are formed on the dielectric film between adjacent address electrodes using the same lead glass material as the dielectric film.
  • a paste that includes a glass material can be repeatedly screen-printed and the screen-printed paste then baked, for example.
  • the lead glass material for structuring the barrier ribs it is desirable for the lead glass material for structuring the barrier ribs to include a Si component, since this further helps to suppress any rise in the impedance of the protective layer.
  • the Si component may be present in a chemical composition of the glass or added to the glass material.
  • phosphor ink including one of red (R), green (G) and blue (B) phosphors is applied to the wall surface of the barrier ribs and to the surface of the dielectric film exposed between the barrier ribs, and the applied phosphor ink is dried/baked to form the RGB phosphor layers.
  • the RGB phosphors have the following chemical compositions, for example:
  • the phosphors can be material having an average particle diameter of 2.0 ⁇ m.
  • the phosphors are placed in a server at 50 mass % together with 1.0 mass % of ethyl cellulose and 49 mass % of a solvent (alpha-terpinenol), and the materials are mixed/agitated with a sand mill, to produce phosphor ink having a viscosity of 15 ⁇ 10 ⁇ 3 Pa ⁇ s.
  • a pump is used to eject the phosphor ink between barrier ribs 20 from a nozzle having a 60- ⁇ m diameter.
  • the phosphor ink is applied in a stripe pattern while moving the panel in a longitudinal direction of barrier ribs 20 .
  • the applied phosphor ink is then baked at 500° C. for 10 minutes to form phosphor layers 21 to 23 .
  • front and back glass panels are described above as being made from soda lime glass, this was merely by way of example, and other materials may be used.
  • the front and back panels are adhered together using a sealing glass.
  • the discharge space is then exhausted to a high vacuum (1.0 ⁇ 10 ⁇ 4 Pa), and a discharge gas (Ne—Xe, He—Ne—Xe, He—Ne—Xe—Ar etc.) is enclosed in the exhausted discharge space at a predetermined pressure (here, 66.5 kPa-101 kPa).
  • a discharge gas (Ne—Xe, He—Ne—Xe, He—Ne—Xe—Ar etc.) is enclosed in the exhausted discharge space at a predetermined pressure (here, 66.5 kPa-101 kPa).
  • the discharge gas preferably includes Ne.
  • protective layer 15 of embodiment 2 has carbon nanotubes (CNT) 15 C formed from carbon crystal dispersed throughout MgO crystal 15 A so as to be exposed to discharge spaces 24 .
  • MgO crystal 15 A and CNT 15 C are respectively assigned the tasks of reducing the firing voltage Vf and controlling discharge variability required of protective layer 15 .
  • Protective layer 15 can, for example, be formed by adding CNT to an organic material that includes an MgO precursor, applying the organic material with additive CNT to the front panel, and baking the applied material.
  • MgO crystal 15 A exhibits the same effects as embodiment 1 when the PDP is driven.
  • the excellent emission properties of CNT 15 C allow for the secondary electron emission coefficient ( ⁇ ) of protective layer 15 as well as MgO crystal 15 A to be improved, effectively reducing the firing voltage Vf.
  • CNT 15 C acts to increase the amount of electron emission from protective layer 15 . This improves the carrier density of protective layer 15 when the PDP is driven, allowing for impedance control and for suppression of discharge variability.
  • protective layer 15 in the present invention may thus be structured using MgO and CNT.
  • CNT is used here as the carbon crystal
  • similar effects are exhibited when using other carbon crystals having excellent electron emission properties such as fullerene.
  • Exemplary structures of PDP 1 are illustrated in embodiments 1 and 2, although the present invention is not limited to these configurations, and may, for example, be applied in a discharge light-emitting diode (LED) having a discharge space with a discharge gas enclosed therein and a protective layer disposed so as to face into the discharge space, and that emits light by generating a plasma in the discharge space.
  • a single cell structure of PDP 1 in embodiment 1 can be applied as a discharge LED, for example.
  • PDP 1 of an embodiment 3 is described next using the partial cross-sectional views of the PDP shown in FIGS. 6A and 6B .
  • FIG. 6A is a cross-sectional view in the x direction
  • FIG. 6B is a cross-sectional view in the y direction that cuts FIG. 6A at a-a′.
  • the basic structure of PDP 1 is similar to embodiments 1 and 2, with a difference lying only in the structure of protective layer 15 , which is a feature of the present invention.
  • At least a surface of protective layer 15 is structured from a base made from MgO as a first material and isolated metal parts 150 made from a metal material having a higher Fermi energy than the MgO of the base as a second material, the isolated metal parts being deposited on the base so as to face into discharge spaces 24 .
  • isolated metal parts 150 are positioned so as to overlap in the thickness direction of the panel (z direction) with pairs of display electrodes 12 and 13 (here, parts 150 are positioned directly below scan electrodes 12 ).
  • the metal material used in isolated metal parts 150 preferably has a work function at or below 5 eV and excellent spatter resistance, and preferably is a material selected from the group consisting iron (Fe), Al, Mg, tantalum (Ta), molybdenum (Mo), tungsten (W) and Ni, for example.
  • Fe iron
  • Al aluminum
  • Mg tantalum
  • Mo molybdenum
  • W tungsten
  • Ni nickel
  • Al is used in the given example.
  • insulating material or semiconductor material can be chosen as the material having a higher Fermi energy than the MgO of the base, and the selected material formed in an isolated configuration.
  • FIG. 7 shows photoelectron spectroscopy data measured for isolated metal parts 150 formed on an MgO film. If FIG. 7 , 2A equates to data relating to the protective layer of embodiment 3, and 2B equates to data relating to a comparative example (conventional protective layer formed from MgO film). Isolated metal parts are provided at around 1/10 th of the cell aperture area. The isolated metal parts of the present invention preferably are set so that the space period is less than or equal to around 1/10 th of the cell size.
  • the electron emission according to the 2A data showing the performance of embodiment 3 rises at 4.2 eV, which is the work function of Al, despite the minute area of the isolated metal parts.
  • the electron emission according to the 2 B data for the comparative example rises at 5.0 eV, and equates to energy up to the Fermi level (energy) of the MgO film measured from the vacuum level. This indicates that with embodiment 3 it is possible to anticipate improvements in the electron emission properties of the protective layer and suppression of discharge variability, while suppressing the firing voltage Vf with the MgO film itself.
  • FIG. 8 shows the energy bands of MgO and Al.
  • the energy relation depicted in FIG. 8 indicates that with protective layer 15 of embodiment 3, wall charge is adequately maintained by providing isolated metal parts 150 at the MgO surface, and a large amount of secondary electron emissions is attained. These are desirable characteristics for the protective layer of a PDP.
  • Isolated metal parts 150 need to be provided in an insulated state in which they are isolated from each other, although no problems arise as long as they are of a number, size, shape and location that does result in the loss of wall charge necessary for cell discharges and the like.
  • Isolated metal parts 150 preferably are positioned so as to avoid surface areas of the protective layer where sputtering from discharges generated when driving the PDP is pronounced, as well as to not block the visible light emission for image display. For these reasons, a suitable position in embodiment 3 is directly below the display electrodes (e.g. directly below buslines 121 of scan electrodes 12 ), as shown in FIG. 6B .
  • embodiment 3 allows a very good PDP to be realized in which the firing voltage Vf can be reduced by around 20% in comparison with the prior art, the wall-charge holding power compares well with the prior art, and black noise is less likely to occur than in the prior art.
  • FIGS. 9A and 9B depict different structures of the protective layer.
  • the basic structure of the PDP is similar to embodiments 1 to 3, with a difference lying only in the structure of protective layer 15 , which is a feature of the present invention.
  • protective layer 15 is structured by depositing an insulator, semiconductor or metal having a higher Fermi energy than MgO as the second material described in embodiment 3 on or near crystal grain boundaries 153 of adjacent MgO crystal grains 152 as a first material, and forming a composite with the entire protective layer.
  • This protective layer 15 can be formed by selectively melting a metal material in the MgO such as Mg having a melting point of around 650° C. or below.
  • the metal for depositing in relation to crystal grain boundaries 153 is not limited to Mg, and preferably has a work function at or below 5 eV and excellent spatter resistance.
  • the metal material may be one or more members selected from the group consisting of Fe, Al, Ta, Mo, W and Ni, for example.
  • the exemplary structure of protective layer 15 shown in FIG. 9B is formed from a nanocomposite material in which MgO crystal grains 152 and crystal grains 154 of another material such as an insulator or semiconductor, or a metal (Fe) having a higher Fermi energy than MgO are dispersed throughout an MgO polycrystalline film.
  • a nanocomposite material produced using technology disclosed in Journal of the Ceramic Society of Japan (108[9], 2000, pp. 781-784) may be used, for example.
  • the metal used in crystal grains 154 is not limited to Fe, and preferably has a work function at or below 5 eV and excellent spatter resistance.
  • the use of Mg, Al, Ta, Mo, W and Ni is possible, for example.
  • FIGS. 10A and 10B show specific structures in which a composite or a composite material as shown in FIGS. 9A and 9B is applied in protective layer 15 of PDP 1 .
  • FIG. 10A is a cross-sectional view in the x direction
  • FIG. 10B is a cross-sectional view in the y direction that cuts FIG. 10A at a-a′.
  • a protective layer area 155 formed from the composite or the composite material is provided locally in each subpixel SU (discharge cell).
  • the protective layer areas formed from the composite or the composite material preferably are provided, similar to isolated metal parts 150 , so as to avoid areas in which the sputtering from discharges generated when driving the PDP is pronounced, as well as to not block the visible light emission for image display.
  • protective layer areas 155 in FIG. 10A and 10B are provided locally in an isolated state directly below the display electrodes (e.g. directly below buslines 121 of scan electrodes 12 ).
  • embodiment 4 is not limited to protective layer areas made from a composite or a composite material being provided locally, and the whole of protective layer 15 may be structured from the composite or the composite material.
  • embodiment 4 allows a very good PDP to be realized in which the firing voltage Vf can be reduced by around 20% in comparison with the prior art, the wall-charge holding power compares well with the prior art, and black noise is less likely to occur than in the prior art.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • Manufacturing & Machinery (AREA)
  • Gas-Filled Discharge Tubes (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
US10/533,605 2002-11-22 2003-11-12 Plasma display panel and method for manufacturing same Expired - Fee Related US7432656B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/015,310 US7816869B2 (en) 2002-11-22 2008-01-16 Plasma display panel and manufacturing method for the same

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2002-340027 2002-11-22
JP2002340027 2002-11-22
JP2003-145709 2003-05-23
JP2003145709 2003-05-23
PCT/JP2003/014349 WO2004049375A1 (ja) 2002-11-22 2003-11-12 プラズマディスプレイパネルとその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/015,310 Division US7816869B2 (en) 2002-11-22 2008-01-16 Plasma display panel and manufacturing method for the same

Publications (2)

Publication Number Publication Date
US20060012721A1 US20060012721A1 (en) 2006-01-19
US7432656B2 true US7432656B2 (en) 2008-10-07

Family

ID=32396252

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/533,605 Expired - Fee Related US7432656B2 (en) 2002-11-22 2003-11-12 Plasma display panel and method for manufacturing same
US12/015,310 Expired - Fee Related US7816869B2 (en) 2002-11-22 2008-01-16 Plasma display panel and manufacturing method for the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/015,310 Expired - Fee Related US7816869B2 (en) 2002-11-22 2008-01-16 Plasma display panel and manufacturing method for the same

Country Status (8)

Country Link
US (2) US7432656B2 (ko)
EP (3) EP1564777B1 (ko)
JP (3) JP5081386B2 (ko)
KR (1) KR101067578B1 (ko)
AT (1) ATE441200T1 (ko)
DE (1) DE60329013D1 (ko)
TW (1) TW200414259A (ko)
WO (1) WO2004049375A1 (ko)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060220996A1 (en) * 2005-03-29 2006-10-05 Samsung Sdi Co., Ltd. Plasma display panel and method of driving the same
US20070001601A1 (en) * 2003-10-30 2007-01-04 Mikihiko Nishitani Plasma display panel
US20090160333A1 (en) * 2005-05-17 2009-06-25 Panasonic Corporation Plasma Display Panel
US20090167177A1 (en) * 2007-12-31 2009-07-02 Min-Suk Lee Protective layer and plasma display panel including the same
US20100141139A1 (en) * 2008-12-08 2010-06-10 Min-Suk Lee Protective layer for plasma display panel, method of preparing the protective layer, and plasma display panel including the protective layer
US20130012095A1 (en) * 2010-03-26 2013-01-10 Takuji Tsujita Process for producing plasma display panel
US20130012096A1 (en) * 2010-03-26 2013-01-10 Masashi Gotou Method for producing plasma display panel
US9423110B1 (en) * 2013-08-29 2016-08-23 Cooper Technologies Company Full-cutoff LED luminaire with front-pivot power door and heat sink with refractor mounting

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100670248B1 (ko) * 2004-12-13 2007-01-16 삼성에스디아이 주식회사 플라즈마 디스플레이 패널용 보호막, 이의 제조 방법 및상기 보호막을 구비한 플라즈마 디스플레이 패널
JP4516457B2 (ja) * 2005-03-17 2010-08-04 宇部マテリアルズ株式会社 酸化マグネシウム薄膜の改質方法
JP2006286324A (ja) * 2005-03-31 2006-10-19 Fujitsu Hitachi Plasma Display Ltd プラズマディスプレイパネル
JP4532329B2 (ja) * 2005-04-12 2010-08-25 パナソニック株式会社 プラズマディスプレイパネル
JP5124082B2 (ja) * 2005-05-12 2013-01-23 傳 篠田 Ｐｄｐ製造装置
KR100709188B1 (ko) * 2005-09-29 2007-04-18 삼성에스디아이 주식회사 평판 표시 장치 및 그의 제조방법
KR100759444B1 (ko) * 2005-11-30 2007-09-20 삼성에스디아이 주식회사 플라즈마 디스플레이 패널
KR100706184B1 (ko) * 2005-12-26 2007-04-12 주식회사 디엠에스 형광램프 및 이의 제조방법
JP2007184264A (ja) * 2006-01-04 2007-07-19 Lg Electronics Inc プラズマディスプレイパネル及びその製造方法
US20100181908A1 (en) * 2006-02-28 2010-07-22 Matsushita Electric Industrial Co., Ltd. Flat display
JP4774329B2 (ja) * 2006-05-16 2011-09-14 パナソニック株式会社 プラズマディスプレイパネル
JP5059349B2 (ja) * 2006-07-03 2012-10-24 パナソニック株式会社 プラズマディスプレイパネル
JP4781196B2 (ja) * 2006-08-07 2011-09-28 パナソニック株式会社 プラズマディスプレイパネル
WO2008129775A1 (ja) 2007-03-19 2008-10-30 Panasonic Corporation プラズマディスプレイパネルとその製造方法
KR100894064B1 (ko) * 2007-09-03 2009-04-21 삼성에스디아이 주식회사 전자 방출 촉진 물질-함유 ＭｇＯ 보호막, 이의 제조 방법및 상기 보호막을 구비한 플라즈마 디스플레이 패널
JP2009129617A (ja) * 2007-11-21 2009-06-11 Panasonic Corp プラズマディスプレイパネル
KR100943194B1 (ko) * 2007-12-14 2010-02-19 삼성에스디아이 주식회사 마그네슘 산화물 입자가 표면에 부착된 플라즈마디스플레이 패널용 보호막, 이의 제조 방법 및 상기보호막을 구비한 플라즈마 디스플레이 패널
JP2009146803A (ja) * 2007-12-17 2009-07-02 Hitachi Ltd プラズマディスプレイパネル
JP2009218025A (ja) * 2008-03-10 2009-09-24 Panasonic Corp プラズマディスプレイパネル
JP2009218026A (ja) * 2008-03-10 2009-09-24 Panasonic Corp プラズマディスプレイパネル
JP2009218023A (ja) * 2008-03-10 2009-09-24 Panasonic Corp プラズマディスプレイパネル
JP2009252347A (ja) * 2008-04-01 2009-10-29 Panasonic Corp プラズマディスプレイパネルおよびその製造方法
US8148899B2 (en) 2008-04-02 2012-04-03 Panasonic Corporation Plasma display panel and method for manufacturing the same
JP2010080389A (ja) * 2008-09-29 2010-04-08 Panasonic Corp プラズマディスプレイパネル
JP2010140837A (ja) * 2008-12-15 2010-06-24 Panasonic Corp プラズマディスプレイパネル
JP2010140835A (ja) * 2008-12-15 2010-06-24 Panasonic Corp プラズマディスプレイパネル
US20110260602A1 (en) * 2008-12-22 2011-10-27 Korea Advanced Institute Of Science And Technology Ac-plasma display devices using metal nanoparticles or nanostructures and method for manufacturing the same
US8058805B2 (en) * 2009-08-19 2011-11-15 Samsung Sdi Co., Ltd. Plasma display panel
KR20120027490A (ko) * 2010-03-12 2012-03-21 파나소닉 주식회사 플라즈마 디스플레이 패널
JP5126451B2 (ja) * 2010-03-17 2013-01-23 パナソニック株式会社 プラズマディスプレイパネル
JP2012209160A (ja) * 2011-03-30 2012-10-25 Panasonic Corp プラズマディスプレイパネル
JP2013134949A (ja) * 2011-12-27 2013-07-08 Shinoda Plasma Kk 表示装置およびその製造方法
JP5906729B2 (ja) * 2011-12-27 2016-04-20 凸版印刷株式会社 表示装置およびその製造方法
US10632424B2 (en) * 2015-03-24 2020-04-28 Cummins Emission Solutions, Inc. Integrated aftertreatment system

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4297613A (en) * 1979-05-08 1981-10-27 International Business Machines Corporation D.C. Scan panel
US4340840A (en) * 1980-04-21 1982-07-20 International Business Machines Corporation DC Gas discharge display panel with internal memory
JPS57182942A (en) 1981-05-05 1982-11-11 Ibm Gas discharge display unit
JPH01186738A (ja) 1988-01-18 1989-07-26 Fujitsu Ltd Ｘ線発生装置用電子銃
JPH01238462A (ja) 1988-03-16 1989-09-22 Hitachi Ltd 可変周波数電源装置
JPH07192630A (ja) 1993-12-27 1995-07-28 Oki Electric Ind Co Ltd ガス放電表示パネル及びその保護膜形成方法
US5454861A (en) 1993-05-07 1995-10-03 Hokuriko Toryo Kabushiki Kaisha Composition for forming protective layer of dielectric material
JPH08236028A (ja) 1995-02-27 1996-09-13 Fujitsu Ltd プラズマディスプレイ用二次電子放出材料及びプラズマディスプレイパネル
JPH0912976A (ja) 1995-07-04 1997-01-14 Oki Electric Ind Co Ltd 誘電体保護膜形成用ペースト
JPH09167566A (ja) 1995-12-15 1997-06-24 Fujitsu Ltd プラズマディスプレイパネル及びその製造方法
JPH09208851A (ja) 1996-01-30 1997-08-12 Shinto Paint Co Ltd 誘電体保護膜形成用ペースト
EP0881657A2 (en) * 1997-05-30 1998-12-02 Fujitsu Limited Plasma display panels
JPH1186738A (ja) 1997-09-05 1999-03-30 Fujitsu Ltd フラットディスプレイパネル
JPH11238462A (ja) 1998-02-20 1999-08-31 Fujitsu Ltd プラズマディスプレイパネル
JP2000076989A (ja) 1998-08-28 2000-03-14 Matsushita Electric Ind Co Ltd ガス放電パネルの製造方法およびガス放電パネル
JP2000129161A (ja) 1998-10-21 2000-05-09 Mitsubishi Materials Corp Ｆｐｄ保護膜用コーティング液及びその調製方法
EP1033740A1 (en) 1999-03-01 2000-09-06 Electro Plasma, Inc. Flat-panel display
JP2001176400A (ja) 1999-12-16 2001-06-29 Pioneer Electronic Corp プラズマディスプレイパネル
JP2001222944A (ja) 2000-02-07 2001-08-17 Samsung Sdi Co Ltd カーボンナノチューブを採用した２次電子増幅構造体及びこれを用いたプラズマ表示パネル及びバックライト
US20010026129A1 (en) 2000-01-25 2001-10-04 Ahn Sung Yong Plasma display panel
US6335393B1 (en) * 1998-02-12 2002-01-01 Samsung Display Devices Co., Ltd. Precursor composition for metal oxide and preparation method therefor
JP2002011771A (ja) 2000-06-29 2002-01-15 Ube Machinery Corporation Ltd 貼合わせ成形方法
JP2002117771A (ja) 2000-10-10 2002-04-19 Matsushita Electric Ind Co Ltd 放電灯及びプラズマディスプレイパネル及びその製造方法
JP2002124180A (ja) 2000-10-18 2002-04-26 Canon Inc 電子放出素子の製造方法、電子放出素子、電子源及び画像形成装置
US6379783B1 (en) 1997-02-13 2002-04-30 Lg Electronics Inc. Protection layer of plasma display panel and method of forming the same
JP2003272530A (ja) 2002-03-15 2003-09-26 Toray Ind Inc プラズマディスプレイ部材およびプラズマディスプレイならびに無機材料ペースト
US20040145316A1 (en) * 2002-11-18 2004-07-29 Mikihiko Nishitani Plasma display panel and manufacturing method therefor
US20050082982A1 (en) 2003-10-21 2005-04-21 Kim Ki-Dong MgO pellet for protective layer of plasma display panel, and plasma display panel using the same
US20050264211A1 (en) * 2004-05-25 2005-12-01 Kim Ki-Dong Plasma display panel
US20060038495A1 (en) * 2004-08-20 2006-02-23 Min-Suk Lee Protective layer for plasma display panel and method for forming the same
US20060192488A1 (en) 2005-02-14 2006-08-31 Fujitsu Hitachi Plasma Display Limited Plasma display panel

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3007117B2 (ja) 1990-04-27 2000-02-07 沖電気工業株式会社 ガス放電表示装置およびその製造方法
JPH05121003A (ja) * 1991-10-28 1993-05-18 Nec Corp Ａｃ面放電型プラズマデイスプレイパネル
JP3145279B2 (ja) 1995-08-28 2001-03-12 大日本印刷株式会社 プラズマディスプレイパネル及びその製造方法
JP2793532B2 (ja) 1995-09-27 1998-09-03 日本電気株式会社 プラズマディスプレイパネルの製造方法
JP3546369B2 (ja) 1997-04-10 2004-07-28 株式会社Ｉｎａｘ ユニツトバスの気泡用エアー配管構造
JPH1129857A (ja) * 1997-07-11 1999-02-02 Mitsubishi Materials Corp 多結晶ＭｇＯ蒸着材及びその製造方法
JP2000243273A (ja) 1998-02-10 2000-09-08 Hitachi Chem Co Ltd プラズマディスプレイパネル用背面板の製造法
TW484033B (en) 1998-02-10 2002-04-21 Hitachi Chemical Co Ltd Production of back plate for plasma display panel
JP2001028242A (ja) * 1999-07-14 2001-01-30 Sony Corp 平面型表示装置とその製造方法
TW511109B (en) 2000-08-29 2002-11-21 Matsushita Electric Ind Co Ltd Plasma display panel, manufacturing method of the same, and display apparatus of plasma display panel
JP2002170494A (ja) * 2000-12-01 2002-06-14 Matsushita Electric Ind Co Ltd 気体放電表示装置及び放電灯
JP2005135828A (ja) * 2003-10-31 2005-05-26 Matsushita Electric Ind Co Ltd プラズマディスプレイパネルおよびその製造方法

Patent Citations (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4297613A (en) * 1979-05-08 1981-10-27 International Business Machines Corporation D.C. Scan panel
US4340840A (en) * 1980-04-21 1982-07-20 International Business Machines Corporation DC Gas discharge display panel with internal memory
JPS57182942A (en) 1981-05-05 1982-11-11 Ibm Gas discharge display unit
US4475060A (en) 1981-05-05 1984-10-02 International Business Machines Corporation Stabilized plasma display device
JPH01186738A (ja) 1988-01-18 1989-07-26 Fujitsu Ltd Ｘ線発生装置用電子銃
JPH01238462A (ja) 1988-03-16 1989-09-22 Hitachi Ltd 可変周波数電源装置
US5454861A (en) 1993-05-07 1995-10-03 Hokuriko Toryo Kabushiki Kaisha Composition for forming protective layer of dielectric material
JPH07192630A (ja) 1993-12-27 1995-07-28 Oki Electric Ind Co Ltd ガス放電表示パネル及びその保護膜形成方法
JPH08236028A (ja) 1995-02-27 1996-09-13 Fujitsu Ltd プラズマディスプレイ用二次電子放出材料及びプラズマディスプレイパネル
JPH0912976A (ja) 1995-07-04 1997-01-14 Oki Electric Ind Co Ltd 誘電体保護膜形成用ペースト
JPH09167566A (ja) 1995-12-15 1997-06-24 Fujitsu Ltd プラズマディスプレイパネル及びその製造方法
JPH09208851A (ja) 1996-01-30 1997-08-12 Shinto Paint Co Ltd 誘電体保護膜形成用ペースト
US6379783B1 (en) 1997-02-13 2002-04-30 Lg Electronics Inc. Protection layer of plasma display panel and method of forming the same
EP0881657A2 (en) * 1997-05-30 1998-12-02 Fujitsu Limited Plasma display panels
US6242864B1 (en) * 1997-05-30 2001-06-05 Fujitsu Limited Plasma display panel with insulating layer having specific characteristics
JPH1186738A (ja) 1997-09-05 1999-03-30 Fujitsu Ltd フラットディスプレイパネル
US6335393B1 (en) * 1998-02-12 2002-01-01 Samsung Display Devices Co., Ltd. Precursor composition for metal oxide and preparation method therefor
JPH11238462A (ja) 1998-02-20 1999-08-31 Fujitsu Ltd プラズマディスプレイパネル
JP2000076989A (ja) 1998-08-28 2000-03-14 Matsushita Electric Ind Co Ltd ガス放電パネルの製造方法およびガス放電パネル
JP2000129161A (ja) 1998-10-21 2000-05-09 Mitsubishi Materials Corp Ｆｐｄ保護膜用コーティング液及びその調製方法
EP1033740A1 (en) 1999-03-01 2000-09-06 Electro Plasma, Inc. Flat-panel display
JP2001176400A (ja) 1999-12-16 2001-06-29 Pioneer Electronic Corp プラズマディスプレイパネル
US20010026129A1 (en) 2000-01-25 2001-10-04 Ahn Sung Yong Plasma display panel
US6346775B1 (en) 2000-02-07 2002-02-12 Samsung Sdi Co., Ltd. Secondary electron amplification structure employing carbon nanotube, and plasma display panel and back light using the same
JP2001222944A (ja) 2000-02-07 2001-08-17 Samsung Sdi Co Ltd カーボンナノチューブを採用した２次電子増幅構造体及びこれを用いたプラズマ表示パネル及びバックライト
JP2002011771A (ja) 2000-06-29 2002-01-15 Ube Machinery Corporation Ltd 貼合わせ成形方法
JP2002117771A (ja) 2000-10-10 2002-04-19 Matsushita Electric Ind Co Ltd 放電灯及びプラズマディスプレイパネル及びその製造方法
JP2002124180A (ja) 2000-10-18 2002-04-26 Canon Inc 電子放出素子の製造方法、電子放出素子、電子源及び画像形成装置
JP2003272530A (ja) 2002-03-15 2003-09-26 Toray Ind Inc プラズマディスプレイ部材およびプラズマディスプレイならびに無機材料ペースト
US20040145316A1 (en) * 2002-11-18 2004-07-29 Mikihiko Nishitani Plasma display panel and manufacturing method therefor
US20050082982A1 (en) 2003-10-21 2005-04-21 Kim Ki-Dong MgO pellet for protective layer of plasma display panel, and plasma display panel using the same
US20050264211A1 (en) * 2004-05-25 2005-12-01 Kim Ki-Dong Plasma display panel
US20060038495A1 (en) * 2004-08-20 2006-02-23 Min-Suk Lee Protective layer for plasma display panel and method for forming the same
US20060192488A1 (en) 2005-02-14 2006-08-31 Fujitsu Hitachi Plasma Display Limited Plasma display panel

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Son Choongyong et al., "Stoichiometry dependency of the firing and sustain voltage properties of MgO thin films for alternating current plasma display panels", Journal of Vacuum Science and Technology A. Vacuum, Surfaces and Films, American Institute of Physics, New York, NY, US, vol. 17, No. 5, Sep. 1999, pp. 2619-2622.

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070001601A1 (en) * 2003-10-30 2007-01-04 Mikihiko Nishitani Plasma display panel
US7583026B2 (en) * 2003-10-30 2009-09-01 Panasonic Corporation Plasma display panel having a protective layer preventing an increase in firing voltage
US20060220996A1 (en) * 2005-03-29 2006-10-05 Samsung Sdi Co., Ltd. Plasma display panel and method of driving the same
US20090160333A1 (en) * 2005-05-17 2009-06-25 Panasonic Corporation Plasma Display Panel
US7728523B2 (en) * 2005-05-17 2010-06-01 Panasonic Corporation Plasma display panel with stabilized address discharge and low discharge start voltage
US20090167177A1 (en) * 2007-12-31 2009-07-02 Min-Suk Lee Protective layer and plasma display panel including the same
US7952278B2 (en) 2007-12-31 2011-05-31 Samsung Sdi Co., Ltd. Protective layer and plasma display panel including the same
US20100141139A1 (en) * 2008-12-08 2010-06-10 Min-Suk Lee Protective layer for plasma display panel, method of preparing the protective layer, and plasma display panel including the protective layer
US20130012095A1 (en) * 2010-03-26 2013-01-10 Takuji Tsujita Process for producing plasma display panel
US20130012096A1 (en) * 2010-03-26 2013-01-10 Masashi Gotou Method for producing plasma display panel
US9423110B1 (en) * 2013-08-29 2016-08-23 Cooper Technologies Company Full-cutoff LED luminaire with front-pivot power door and heat sink with refractor mounting
US9845945B1 (en) 2013-08-29 2017-12-19 Cooper Technologies Company Full-cutoff LED luminaire with front-pivot power door and heat sink with refractor mounting

Also Published As

Publication number Publication date
JP5081386B2 (ja) 2012-11-28
EP2333806A1 (en) 2011-06-15
EP1564777A4 (en) 2007-08-22
EP2105942A3 (en) 2009-11-18
US20060012721A1 (en) 2006-01-19
TW200414259A (en) 2004-08-01
WO2004049375A1 (ja) 2004-06-10
KR101067578B1 (ko) 2011-09-27
US7816869B2 (en) 2010-10-19
KR20050070142A (ko) 2005-07-05
EP1564777A1 (en) 2005-08-17
EP2105942A2 (en) 2009-09-30
EP1564777B1 (en) 2009-08-26
TWI327738B (ko) 2010-07-21
DE60329013D1 (de) 2009-10-08
JPWO2004049375A1 (ja) 2006-03-30
JP2011129530A (ja) 2011-06-30
JP2010182696A (ja) 2010-08-19
US20100039033A1 (en) 2010-02-18
ATE441200T1 (de) 2009-09-15

Similar Documents

Publication Publication Date Title
US7432656B2 (en) Plasma display panel and method for manufacturing same
US7504126B2 (en) Plasma display panel manufacturing method for improving discharge characteristics
JP4148985B2 (ja) プラズマディスプレイパネル
JP4129288B2 (ja) プラズマディスプレイパネルとその製造方法
JP4148982B2 (ja) プラズマディスプレイパネル
US20080061692A1 (en) Plasma Display Panel And Production Method Therefor
JPWO2005098889A1 (ja) ガス放電表示パネル
JP4476334B2 (ja) プラズマディスプレイパネルとその製造方法
JP4369725B2 (ja) プラズマディスプレイパネルとその製造方法
JP4148983B2 (ja) プラズマディスプレイパネル
KR20100133009A (ko) 플라스마 디스플레이 패널
CN101483127A (zh) 等离子体显示面板及其制造方法
JP2007157485A (ja) プラズマディスプレイパネルとその製造方法
WO2010095343A1 (ja) プラズマディスプレイパネル
JP2013008508A (ja) プラズマディスプレイパネル

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORITA, YUKIHIRO;KITAGAWA, MASATOSHI;OISHI, KIICHIRO;AND OTHERS;REEL/FRAME:016955/0042

Effective date: 20050414

AS Assignment

Owner name: PANASONIC CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021930/0876

Effective date: 20081001

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20161007