TWI771273B - 半導體裝置及其製造方法 - Google Patents

半導體裝置及其製造方法 Download PDF

Info

Publication number
TWI771273B
TWI771273B TW105120901A TW105120901A TWI771273B TW I771273 B TWI771273 B TW I771273B TW 105120901 A TW105120901 A TW 105120901A TW 105120901 A TW105120901 A TW 105120901A TW I771273 B TWI771273 B TW I771273B
Authority
TW
Taiwan
Prior art keywords
insulating material
layer
material layer
film wiring
thin film
Prior art date
Application number
TW105120901A
Other languages
English (en)
Chinese (zh)
Other versions
TW201709468A (zh
Inventor
石堂仁則
玉川道昭
岩崎俊寛
Original Assignee
日商安靠科技日本公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商安靠科技日本公司 filed Critical 日商安靠科技日本公司
Publication of TW201709468A publication Critical patent/TW201709468A/zh
Application granted granted Critical
Publication of TWI771273B publication Critical patent/TWI771273B/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H10W74/117—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/47—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts comprising two or more dielectric layers having different properties, e.g. different dielectric constants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H10W42/121—Arrangements for protection of devices protecting against mechanical damage
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/04—Manufacture or treatment of leadframes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/08—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs
    • H10W70/09—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs extending onto an encapsulation that laterally surrounds the chip or wafer, e.g. fan-out wafer level package [FOWLP] RDLs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/40—Encapsulations, e.g. protective coatings characterised by their materials
    • H10W74/47—Encapsulations, e.g. protective coatings characterised by their materials comprising organic materials, e.g. plastics or resins
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/099—Connecting interconnections to insulating or insulated package substrates, interposers or redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H10W70/655—Fan-out layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9413—Dispositions of bond pads on encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/019—Manufacture or treatment using temporary auxiliary substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Manufacturing & Machinery (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
TW105120901A 2015-07-03 2016-07-01 半導體裝置及其製造方法 TWI771273B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-134137 2015-07-03
JP2015134137A JP2017017238A (ja) 2015-07-03 2015-07-03 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
TW201709468A TW201709468A (zh) 2017-03-01
TWI771273B true TWI771273B (zh) 2022-07-21

Family

ID=57683221

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105120901A TWI771273B (zh) 2015-07-03 2016-07-01 半導體裝置及其製造方法

Country Status (5)

Country Link
US (1) US10256196B2 (https=)
JP (1) JP2017017238A (https=)
KR (2) KR102593380B1 (https=)
CN (2) CN106328607B (https=)
TW (1) TWI771273B (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9659911B1 (en) * 2016-04-20 2017-05-23 Powertech Technology Inc. Package structure and manufacturing method thereof
JP6936584B2 (ja) * 2017-02-22 2021-09-15 株式会社アムコー・テクノロジー・ジャパン 電子デバイス及びその製造方法
EP3373714B1 (en) * 2017-03-08 2023-08-23 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Hybrid component carrier and method for manufacturing the same
JP6988360B2 (ja) * 2017-10-18 2022-01-05 昭和電工マテリアルズ株式会社 半導体装置の製造方法及び半導体装置
JP6816046B2 (ja) 2018-02-06 2021-01-20 アオイ電子株式会社 半導体装置の製造方法
US11183474B2 (en) * 2019-11-04 2021-11-23 Advanced Semiconductor Engineering, Inc. Electronic device package and method for manufacturing the same
US12046523B2 (en) * 2019-11-12 2024-07-23 Advanced Semiconductor Engineering, Inc. Semiconductor device packages and methods of manufacturing the same
CN113921473B (zh) 2020-07-10 2024-11-08 江苏长电科技股份有限公司 封装结构和封装结构制造方法
KR102916276B1 (ko) * 2020-09-02 2026-01-22 에스케이하이닉스 주식회사 3차원 구조의 반도체 장치
US12278029B2 (en) * 2021-12-17 2025-04-15 Globalfoundries Singapore Pte. Ltd Heat dissipating structures

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5041699A (en) * 1990-05-29 1991-08-20 Motorola, Inc. Laminated thermally conductive substrate
US20040222510A1 (en) * 2003-03-24 2004-11-11 Akiyoshi Aoyagi Semiconductor device, semiconductor pack age, electronic device, electronic apparatus, and manufacturing methods of semiconductor device and electronic device
CN1921079A (zh) * 2005-08-26 2007-02-28 新光电气工业株式会社 配线基板的制造方法
US20130241087A1 (en) * 2012-03-13 2013-09-19 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus and method for producing the same
TW201349364A (zh) * 2012-03-27 2013-12-01 奇異電器公司 超薄埋入式晶粒模組及其製造方法
CN103694702A (zh) * 2006-06-26 2014-04-02 沙伯基础创新塑料知识产权有限公司 具有低热膨胀系数的聚酰亚胺溶剂流延膜及其制备方法
US20150034374A1 (en) * 2013-07-30 2015-02-05 Ibiden Co., Ltd. Printed wiring board and method for manufacturing printed wiring board

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US6221693B1 (en) * 1999-06-14 2001-04-24 Thin Film Module, Inc. High density flip chip BGA
JP2002121207A (ja) * 2000-10-16 2002-04-23 Kanegafuchi Chem Ind Co Ltd 組成物とそれを用いた感光性組成物及びカバーレイ
JP2003007916A (ja) * 2001-06-19 2003-01-10 Sanyo Electric Co Ltd 回路装置の製造方法
CA2464078C (en) * 2002-08-09 2010-01-26 Casio Computer Co., Ltd. Semiconductor device and method of manufacturing the same
US8143095B2 (en) * 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
TWI325745B (en) * 2006-11-13 2010-06-01 Unimicron Technology Corp Circuit board structure and fabrication method thereof
TWI323934B (en) * 2006-12-15 2010-04-21 Unimicron Technology Corp Pcb structre having embedded semiconductor chip and fabrication method thereof
EP2009692A1 (en) * 2007-06-29 2008-12-31 TDK Corporation Electronic module and fabrication method thereof
JP2009033114A (ja) * 2007-06-29 2009-02-12 Tdk Corp 電子モジュール、及び電子モジュールの製造方法
JP2009130054A (ja) * 2007-11-21 2009-06-11 Shinko Electric Ind Co Ltd 配線基板及びその製造方法
JP2010010644A (ja) * 2008-05-27 2010-01-14 Toshiba Corp 半導体装置の製造方法
CN103094133B (zh) * 2008-06-12 2015-10-28 住友电木株式会社 搭载半导体元件的基板
US8692135B2 (en) * 2008-08-27 2014-04-08 Nec Corporation Wiring board capable of containing functional element and method for manufacturing same
US7858441B2 (en) * 2008-12-08 2010-12-28 Stats Chippac, Ltd. Semiconductor package with semiconductor core structure and method of forming same
JP2010219489A (ja) 2009-02-20 2010-09-30 Toshiba Corp 半導体装置およびその製造方法
JP2010251688A (ja) 2009-03-25 2010-11-04 Nec Toppan Circuit Solutions Inc 部品内蔵印刷配線板及びその製造方法
JP5237242B2 (ja) * 2009-11-27 2013-07-17 日東電工株式会社 配線回路構造体およびそれを用いた半導体装置の製造方法
US8508954B2 (en) * 2009-12-17 2013-08-13 Samsung Electronics Co., Ltd. Systems employing a stacked semiconductor package
US8198551B2 (en) * 2010-05-18 2012-06-12 Endicott Interconnect Technologies, Inc. Power core for use in circuitized substrate and method of making same
US9431369B2 (en) * 2012-12-13 2016-08-30 Taiwan Semiconductor Manufacturing Company, Ltd. Antenna apparatus and method
JP5677406B2 (ja) 2012-12-26 2015-02-25 本田技研工業株式会社 内燃機関の自動停止始動制御装置
CN105144373A (zh) * 2013-03-15 2015-12-09 三菱电机株式会社 半导体装置
JP6013960B2 (ja) * 2013-03-28 2016-10-25 京セラ株式会社 配線基板
CN103268862B (zh) * 2013-05-03 2016-12-28 日月光半导体制造股份有限公司 半导体封装构造及其制造方法
JP2015018979A (ja) * 2013-07-12 2015-01-29 イビデン株式会社 プリント配線板
US10446335B2 (en) * 2013-08-08 2019-10-15 Zhuhai Access Semiconductor Co., Ltd. Polymer frame for a chip, such that the frame comprises at least one via in series with a capacitor
CN104576620B (zh) * 2013-10-22 2017-06-20 日月光半导体制造股份有限公司 半导体封装结构与其制造方法
CN104241219B (zh) * 2014-08-26 2019-06-21 日月光半导体制造股份有限公司 元件嵌入式封装结构和其制造方法
CN106256542B (zh) * 2015-06-17 2019-03-26 长兴材料工业股份有限公司 聚酰亚胺树脂及含聚酰亚胺树脂的金属被覆积层板

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5041699A (en) * 1990-05-29 1991-08-20 Motorola, Inc. Laminated thermally conductive substrate
US20040222510A1 (en) * 2003-03-24 2004-11-11 Akiyoshi Aoyagi Semiconductor device, semiconductor pack age, electronic device, electronic apparatus, and manufacturing methods of semiconductor device and electronic device
CN1921079A (zh) * 2005-08-26 2007-02-28 新光电气工业株式会社 配线基板的制造方法
CN103694702A (zh) * 2006-06-26 2014-04-02 沙伯基础创新塑料知识产权有限公司 具有低热膨胀系数的聚酰亚胺溶剂流延膜及其制备方法
US20130241087A1 (en) * 2012-03-13 2013-09-19 Shin-Etsu Chemical Co., Ltd. Semiconductor apparatus and method for producing the same
TW201349364A (zh) * 2012-03-27 2013-12-01 奇異電器公司 超薄埋入式晶粒模組及其製造方法
US20150034374A1 (en) * 2013-07-30 2015-02-05 Ibiden Co., Ltd. Printed wiring board and method for manufacturing printed wiring board

Also Published As

Publication number Publication date
KR20230149283A (ko) 2023-10-26
US10256196B2 (en) 2019-04-09
CN106328607B (zh) 2021-05-25
TW201709468A (zh) 2017-03-01
CN106328607A (zh) 2017-01-11
US20170005044A1 (en) 2017-01-05
JP2017017238A (ja) 2017-01-19
KR20170004882A (ko) 2017-01-11
KR102593380B1 (ko) 2023-10-24
KR102855741B1 (ko) 2025-09-08
CN111524863A (zh) 2020-08-11

Similar Documents

Publication Publication Date Title
TWI771273B (zh) 半導體裝置及其製造方法
US6784530B2 (en) Circuit component built-in module with embedded semiconductor chip and method of manufacturing
US8826527B2 (en) Electronic component-embedded printed circuit board and method of manufacturing the same
US9185799B2 (en) Printed wiring board
JP4518113B2 (ja) 電子部品内蔵基板及びその製造方法
JPWO2007126090A1 (ja) 回路基板、電子デバイス装置及び回路基板の製造方法
CN104869753A (zh) 印刷电路板及其制造方法
US9048229B2 (en) Printed wiring board
JP2009032824A (ja) 電子部品内蔵基板及びその製造方法
TW201947722A (zh) 覆晶封裝基板
US8829361B2 (en) Wiring board and mounting structure using the same
US20250285925A1 (en) Component Carrier and Method of Manufacturing the Same
JP2011151048A (ja) 電子部品の製造方法および電子部品
JP2020065088A (ja) 半導体装置及びその製造方法
TWI503941B (zh) 晶片封裝基板及其製作方法
CN103458629A (zh) 多层电路板及其制作方法
US20040124541A1 (en) Flip chip package
JP2002164664A (ja) ビルドアップコア基板、ビルドアップ配線基板、及びその製造方法
CN113130438B (zh) 部件承载件及其制造方法
KR20110131040A (ko) 매립형 인쇄회로기판 및 그 제조방법
KR20110131047A (ko) 매립형 인쇄회로기판 제조방법 및 매립형 인쇄회로기판 제조용 구조물
TW202534895A (zh) 安裝構造體
KR101231443B1 (ko) 인쇄회로기판 및 그의 제조 방법
KR102117481B1 (ko) 인쇄회로기판 및 그 제조방법
JP2013062424A (ja) 半導体装置の製造方法およびその方法により製造された半導体装置