TWI705499B - 密封奈米結構及製造方法 - Google Patents
密封奈米結構及製造方法 Download PDFInfo
- Publication number
- TWI705499B TWI705499B TW105134945A TW105134945A TWI705499B TW I705499 B TWI705499 B TW I705499B TW 105134945 A TW105134945 A TW 105134945A TW 105134945 A TW105134945 A TW 105134945A TW I705499 B TWI705499 B TW I705499B
- Authority
- TW
- Taiwan
- Prior art keywords
- silicon
- sige
- nanowire
- fin
- fin structure
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/81—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation
- H10D62/815—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW]
- H10D62/8161—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices
- H10D62/8162—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices having quantum effects only in the vertical direction, i.e. layered structures having quantum effects solely resulting from vertical potential variation
- H10D62/8164—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials of structures exhibiting quantum-confinement effects, e.g. single quantum wells; of structures having periodic or quasi-periodic potential variation of structures having periodic or quasi-periodic potential variation, e.g. superlattices or multiple quantum wells [MQW] potential variation due to variations in composition or crystallinity, e.g. heterojunction superlattices having quantum effects only in the vertical direction, i.e. layered structures having quantum effects solely resulting from vertical potential variation comprising only semiconductor materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/019—Manufacture or treatment of FETs having stacked nanowire, nanosheet or nanoribbon channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
- H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
- H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/501—FETs having stacked nanowire, nanosheet or nanoribbon channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
- H10D30/6219—Fin field-effect transistors [FinFET] characterised by the source or drain electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
- H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
- H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/674—Thin-film transistors [TFT] characterised by the active materials
- H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
- H10D30/6743—Silicon
- H10D30/6744—Monocrystalline silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/791—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
- H10D30/797—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions being in source or drain regions, e.g. SiGe source or drain
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/117—Shapes of semiconductor bodies
- H10D62/118—Nanostructure semiconductor bodies
- H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/117—Shapes of semiconductor bodies
- H10D62/118—Nanostructure semiconductor bodies
- H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
- H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3411—Silicon, silicon germanium or germanium
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3451—Structure
- H10P14/3452—Microstructure
- H10P14/3462—Nanowires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
- H10P14/6306—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
- H10P14/6308—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Nanotechnology (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562248561P | 2015-10-30 | 2015-10-30 | |
| US62/248,561 | 2015-10-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201724268A TW201724268A (zh) | 2017-07-01 |
| TWI705499B true TWI705499B (zh) | 2020-09-21 |
Family
ID=58630816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW105134945A TWI705499B (zh) | 2015-10-30 | 2016-10-28 | 密封奈米結構及製造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9985101B2 (enExample) |
| JP (1) | JP6773795B2 (enExample) |
| KR (1) | KR102557215B1 (enExample) |
| CN (1) | CN108352400B (enExample) |
| TW (1) | TWI705499B (enExample) |
| WO (1) | WO2017075165A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR3046243B1 (fr) * | 2015-12-24 | 2017-12-22 | Commissariat Energie Atomique | Capteur nw-fet comportant au moins deux detecteurs distincts a nanofil de semi-conducteur |
| KR102429611B1 (ko) * | 2016-06-10 | 2022-08-04 | 삼성전자주식회사 | 반도체 장치 제조 방법 |
| EP3382761A1 (en) | 2017-03-29 | 2018-10-03 | IMEC vzw | Integration of silicon-germanium semiconductor structures |
| EP3425673A1 (en) * | 2017-07-04 | 2019-01-09 | IMEC vzw | Germanium nanowire fabrication |
| US10680063B2 (en) * | 2018-09-07 | 2020-06-09 | International Business Machines Corporation | Method of manufacturing stacked SiGe nanotubes |
| WO2020219372A1 (en) * | 2019-04-24 | 2020-10-29 | National Technology & Engineering Solutions Of Sandia, Llc | Method for fabricating embedded nanostructures with arbitrary shape |
| JP7256708B2 (ja) | 2019-07-09 | 2023-04-12 | 株式会社荏原製作所 | めっき装置 |
| TWI805947B (zh) * | 2019-10-21 | 2023-06-21 | 美商應用材料股份有限公司 | 水平gaa奈米線及奈米平板電晶體 |
| US11094699B1 (en) | 2020-05-28 | 2021-08-17 | Micron Technology, Inc. | Apparatuses including stacked horizontal capacitor structures and related methods, memory devices, and electronic systems |
| KR102932718B1 (ko) | 2021-02-03 | 2026-03-04 | 삼성전자주식회사 | 반도체 소자 |
| WO2023039307A2 (en) * | 2021-05-28 | 2023-03-16 | University Of Florida Research Foundation, Inc. | Self-amplified resonators with embedded piezoresistive elements for high performance, ultra-low swap microwave and millimeter-wave applications |
| US12262559B2 (en) * | 2022-04-07 | 2025-03-25 | Applied Materials, Inc. | Monolithic complementary field-effect transistors having carbon-doped release layers |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060087005A1 (en) * | 2004-09-29 | 2006-04-27 | Matrix Semiconductor, Inc. | Deposited semiconductor structure to minimize N-type dopant diffusion and method of making |
| US20140131660A1 (en) * | 2011-12-23 | 2014-05-15 | Stephen M. Cea | Uniaxially strained nanowire structure |
| US20140166983A1 (en) * | 2012-12-18 | 2014-06-19 | International Business Machines Corporation | Accurate control of distance between suspended semiconductor nanowires and substrate surface |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU2003290510A1 (en) * | 2002-06-26 | 2004-04-19 | Cornell Research Foundation, Inc. | Small scale wires with microelectromechanical devices |
| KR100481209B1 (ko) * | 2002-10-01 | 2005-04-08 | 삼성전자주식회사 | 다중 채널을 갖는 모스 트랜지스터 및 그 제조방법 |
| TWI283066B (en) * | 2004-09-07 | 2007-06-21 | Samsung Electronics Co Ltd | Field effect transistor (FET) having wire channels and method of fabricating the same |
| WO2006101659A2 (en) | 2005-03-17 | 2006-09-28 | The George Washington University | Method of making nanoparticle wires |
| US20080135949A1 (en) * | 2006-12-08 | 2008-06-12 | Agency For Science, Technology And Research | Stacked silicon-germanium nanowire structure and method of forming the same |
| JP4310399B2 (ja) * | 2006-12-08 | 2009-08-05 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US7821061B2 (en) | 2007-03-29 | 2010-10-26 | Intel Corporation | Silicon germanium and germanium multigate and nanowire structures for logic and multilevel memory applications |
| FR2924108B1 (fr) * | 2007-11-28 | 2010-02-12 | Commissariat Energie Atomique | Procede d'elaboration, sur un materiau dielectrique, de nanofils en materiaux semi-conducteur connectant deux electrodes |
| US8273591B2 (en) | 2008-03-25 | 2012-09-25 | International Business Machines Corporation | Super lattice/quantum well nanowires |
| JP2010129974A (ja) * | 2008-12-01 | 2010-06-10 | Toshiba Corp | 相補型半導体装置とその製造方法 |
| US7851790B2 (en) * | 2008-12-30 | 2010-12-14 | Intel Corporation | Isolated Germanium nanowire on Silicon fin |
| JP2011199105A (ja) * | 2010-03-23 | 2011-10-06 | Toshiba Corp | 半導体装置の製造方法 |
| US8753942B2 (en) * | 2010-12-01 | 2014-06-17 | Intel Corporation | Silicon and silicon germanium nanowire structures |
| US8859389B2 (en) * | 2011-01-28 | 2014-10-14 | Kabushiki Kaisha Toshiba | Methods of making fins and fin field effect transistors (FinFETs) |
| JP5271372B2 (ja) * | 2011-03-18 | 2013-08-21 | 株式会社東芝 | 半導体装置の製造方法 |
| DE112011106023B4 (de) * | 2011-12-23 | 2025-04-03 | Google Llc | Nanodrahtstrukturen mit nicht diskreten Source- und Drain-Gebieten und zugehöriges Herstellungsverfahren |
| US9064942B2 (en) * | 2013-01-28 | 2015-06-23 | International Business Machines Corporation | Nanowire capacitor for bidirectional operation |
| US9184269B2 (en) | 2013-08-20 | 2015-11-10 | Taiwan Semiconductor Manufacturing Company Limited | Silicon and silicon germanium nanowire formation |
| US8872161B1 (en) * | 2013-08-26 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrate circuit with nanowires |
| US9263520B2 (en) * | 2013-10-10 | 2016-02-16 | Globalfoundries Inc. | Facilitating fabricating gate-all-around nanowire field-effect transistors |
| US9660035B2 (en) | 2014-01-29 | 2017-05-23 | International Business Machines Corporation | Semiconductor device including superlattice SiGe/Si fin structure |
| US9985030B2 (en) | 2014-04-07 | 2018-05-29 | International Business Machines Corporation | FinFET semiconductor device having integrated SiGe fin |
| WO2015171699A1 (en) * | 2014-05-07 | 2015-11-12 | President And Fellows Of Harvard College | Controlled growth of nanoscale wires |
| US9431483B1 (en) * | 2015-03-16 | 2016-08-30 | United Microelectronics Corp. | Nanowire and method of fabricating the same |
-
2016
- 2016-10-27 CN CN201680063745.XA patent/CN108352400B/zh active Active
- 2016-10-27 JP JP2018542684A patent/JP6773795B2/ja active Active
- 2016-10-27 KR KR1020187015224A patent/KR102557215B1/ko active Active
- 2016-10-27 WO PCT/US2016/059037 patent/WO2017075165A1/en not_active Ceased
- 2016-10-27 US US15/335,605 patent/US9985101B2/en active Active
- 2016-10-28 TW TW105134945A patent/TWI705499B/zh active
-
2018
- 2018-04-30 US US15/966,482 patent/US10411096B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060087005A1 (en) * | 2004-09-29 | 2006-04-27 | Matrix Semiconductor, Inc. | Deposited semiconductor structure to minimize N-type dopant diffusion and method of making |
| US20140131660A1 (en) * | 2011-12-23 | 2014-05-15 | Stephen M. Cea | Uniaxially strained nanowire structure |
| US20140166983A1 (en) * | 2012-12-18 | 2014-06-19 | International Business Machines Corporation | Accurate control of distance between suspended semiconductor nanowires and substrate surface |
Also Published As
| Publication number | Publication date |
|---|---|
| JP6773795B2 (ja) | 2020-10-21 |
| WO2017075165A1 (en) | 2017-05-04 |
| KR20180079388A (ko) | 2018-07-10 |
| CN108352400B (zh) | 2021-09-10 |
| KR102557215B1 (ko) | 2023-07-18 |
| JP2018537867A (ja) | 2018-12-20 |
| US10411096B2 (en) | 2019-09-10 |
| US20170125526A1 (en) | 2017-05-04 |
| US9985101B2 (en) | 2018-05-29 |
| CN108352400A (zh) | 2018-07-31 |
| TW201724268A (zh) | 2017-07-01 |
| US20180248007A1 (en) | 2018-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6773795B2 (ja) | カプセル化ナノ構造及び作製方法 | |
| TWI731421B (zh) | 半導體裝置的形成方法及半導體結構 | |
| KR20160003343A (ko) | SiC 핀들 또는 나노와이어 템플레이트들로부터 제조되는 그래핀 나노리본들 및 카본 나노튜브들 | |
| CN110571192A (zh) | 半导体结构及其形成方法 | |
| CN103871894A (zh) | 半导体器件及其形成方法 | |
| CN103794498B (zh) | 一种半导体器件及其制备方法 | |
| TWI600152B (zh) | 具有最大化柔度及自由表面鬆弛的鍺及iii-v族通道半導體裝置及其製造方法 | |
| CN102623322B (zh) | 基于体硅的纵向堆叠式SiNWFET制备方法 | |
| CN103578996A (zh) | 晶体管制造方法 | |
| CN103107187B (zh) | 半导体装置的制造方法 | |
| CN102646643B (zh) | 基于SOI的积累型Si-NWFET制备方法 | |
| CN111952183A (zh) | 具有环栅结构的场效应晶体管的制备方法 | |
| CN103681342A (zh) | 一种导电沟道制作方法 | |
| CN102623338B (zh) | 基于soi的纵向堆叠式硅纳米线场效应晶体管制备方法 | |
| CN106887409B (zh) | 互补纳米线半导体器件及其制造方法 | |
| CN102637605B (zh) | 基于SOI的后栅型积累模式Si-NWFET制备方法 | |
| CN102646624B (zh) | 基于SOI的三维阵列式后栅型Si-NWFET制造方法 | |
| CN113539792B (zh) | 全环绕栅极晶体管的制备方法 | |
| CN102683413B (zh) | 混合晶向反型模式半导体纳米线mosfet | |
| TW202450129A (zh) | 奈米片構造中的均勻矽鍺通道 | |
| TWI451494B (zh) | 浮橋結構及其製造方法 | |
| CN102646597B (zh) | 基于体硅的三维阵列式后栅型SiNWFET制备方法 | |
| CN102637606B (zh) | 基于SOI的后栅型积累模式Si-NWFET制备方法 | |
| CN109841526A (zh) | 半导体结构及其形成方法 |