TWI364795B - Method of collector formation in bicmos technology - Google Patents

Method of collector formation in bicmos technology Download PDF

Info

Publication number
TWI364795B
TWI364795B TW094131487A TW94131487A TWI364795B TW I364795 B TWI364795 B TW I364795B TW 094131487 A TW094131487 A TW 094131487A TW 94131487 A TW94131487 A TW 94131487A TW I364795 B TWI364795 B TW I364795B
Authority
TW
Taiwan
Prior art keywords
layer
collector
isolation region
substrate
heat resistant
Prior art date
Application number
TW094131487A
Other languages
English (en)
Chinese (zh)
Other versions
TW200614383A (en
Inventor
Peter J Geiss
Peter B Gray
Alvin J Joseph
Qizhi Liu
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of TW200614383A publication Critical patent/TW200614383A/zh
Application granted granted Critical
Publication of TWI364795B publication Critical patent/TWI364795B/zh

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/80Heterojunction BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/137Collector regions of BJTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00Bipolar junction transistors [BJT]
    • H10D10/01Manufacture or treatment
    • H10D10/021Manufacture or treatment of heterojunction BJTs [HBT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0107Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs
    • H10D84/0109Integrating at least one component covered by H10D12/00 or H10D30/00 with at least one component covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating IGFETs with BJTs the at least one component covered by H10D12/00 or H10D30/00 being a MOS device
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs

Landscapes

  • Bipolar Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Element Separation (AREA)
TW094131487A 2004-09-21 2005-09-13 Method of collector formation in bicmos technology TWI364795B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/711,479 US7002190B1 (en) 2004-09-21 2004-09-21 Method of collector formation in BiCMOS technology

Publications (2)

Publication Number Publication Date
TW200614383A TW200614383A (en) 2006-05-01
TWI364795B true TWI364795B (en) 2012-05-21

Family

ID=35810621

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094131487A TWI364795B (en) 2004-09-21 2005-09-13 Method of collector formation in bicmos technology

Country Status (7)

Country Link
US (2) US7002190B1 (enExample)
EP (1) EP1794806B1 (enExample)
JP (1) JP5090168B2 (enExample)
KR (1) KR100961738B1 (enExample)
CN (1) CN101432892B (enExample)
TW (1) TWI364795B (enExample)
WO (1) WO2006034355A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200727367A (en) * 2005-04-22 2007-07-16 Icemos Technology Corp Superjunction device having oxide lined trenches and method for manufacturing a superjunction device having oxide lined trenches
DE102005021932A1 (de) * 2005-05-12 2006-11-16 Atmel Germany Gmbh Verfahren zur Herstellung integrierter Schaltkreise
US8435873B2 (en) 2006-06-08 2013-05-07 Texas Instruments Incorporated Unguarded Schottky barrier diodes with dielectric underetch at silicide interface
JP5029607B2 (ja) 2006-07-28 2012-09-19 株式会社島津製作所 X線診断装置
US7709338B2 (en) * 2006-12-21 2010-05-04 International Business Machines Corporation BiCMOS devices with a self-aligned emitter and methods of fabricating such BiCMOS devices
US20090072355A1 (en) * 2007-09-17 2009-03-19 International Business Machines Corporation Dual shallow trench isolation structure
JP2009099815A (ja) * 2007-10-18 2009-05-07 Toshiba Corp 半導体装置の製造方法
US9059196B2 (en) 2013-11-04 2015-06-16 International Business Machines Corporation Bipolar junction transistors with self-aligned terminals
US9570564B2 (en) 2014-08-05 2017-02-14 Globalfoundries Inc. Self-aligned emitter-base bipolar junction transistor with reduced base resistance and base-collector capacitance
CN108110051B (zh) * 2017-12-19 2019-11-12 上海华力微电子有限公司 一种带沟槽结构的双极型晶体管及其制作方法
US11640975B2 (en) 2021-06-17 2023-05-02 Nxp Usa, Inc. Silicided collector structure

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4446476A (en) * 1981-06-30 1984-05-01 International Business Machines Corporation Integrated circuit having a sublayer electrical contact and fabrication thereof
JPS6021558A (ja) * 1983-07-15 1985-02-02 Mitsubishi Electric Corp バイポ−ラ型半導体集積回路装置
JPS60117664A (ja) * 1983-11-30 1985-06-25 Fujitsu Ltd バイポ−ラ半導体装置
US4589193A (en) * 1984-06-29 1986-05-20 International Business Machines Corporation Metal silicide channel stoppers for integrated circuits and method for making the same
US4549927A (en) * 1984-06-29 1985-10-29 International Business Machines Corporation Method of selectively exposing the sidewalls of a trench and its use to the forming of a metal silicide substrate contact for dielectric filled deep trench isolated devices
US4949151A (en) 1986-09-24 1990-08-14 Hitachi, Ltd. Bipolar transistor having side wall base and collector contacts
JPS63278347A (ja) * 1987-05-11 1988-11-16 Toshiba Corp 半導体装置およびその製造方法
EP0306213A3 (en) * 1987-09-02 1990-05-30 AT&T Corp. Submicron bipolar transistor with edge contacts
JPH01146361A (ja) * 1987-12-02 1989-06-08 Fujitsu Ltd 半導体装置
US4987471A (en) * 1988-03-30 1991-01-22 At&T Bell Laboratories High-speed dielectrically isolated devices utilizing buried silicide regions
US4926233A (en) * 1988-06-29 1990-05-15 Texas Instruments Incorporated Merged trench bipolar-CMOS transistor fabrication process
JPH0389524A (ja) * 1989-08-31 1991-04-15 Fujitsu Ltd 半導体装置及びその製造方法
US5061646A (en) 1990-06-29 1991-10-29 Motorola, Inc. Method for forming a self-aligned bipolar transistor
JPH04106932A (ja) * 1990-08-27 1992-04-08 Fujitsu Ltd バイポーラトランジスタの製造方法
US5256896A (en) * 1991-08-30 1993-10-26 International Business Machines Corporation Polysilicon-collector-on-insulator polysilicon-emitter bipolar transistor
KR100257517B1 (ko) * 1997-07-01 2000-06-01 윤종용 고속 바이폴라 트랜지스터 및 그 제조방법
US6960818B1 (en) * 1997-12-30 2005-11-01 Siemens Aktiengesellschaft Recessed shallow trench isolation structure nitride liner and method for making same
JPH11312687A (ja) * 1998-04-30 1999-11-09 Toshiba Corp 半導体装置およびその製造方法
DE19842106A1 (de) 1998-09-08 2000-03-09 Inst Halbleiterphysik Gmbh Vertikaler Bipolartransistor und Verfahren zu seiner Herstellung
US6251738B1 (en) * 2000-01-10 2001-06-26 International Business Machines Corporation Process for forming a silicon-germanium base of heterojunction bipolar transistor
US6333235B1 (en) 2000-04-12 2001-12-25 Industrial Technologyresearch Institute Method for forming SiGe bipolar transistor
US6271068B1 (en) 2001-01-08 2001-08-07 Taiwan Semiconductor Manufacturing Company Method for making improved polysilicon emitters for bipolar transistors on BiCMOS integrated circuits
US6686252B2 (en) * 2001-03-10 2004-02-03 International Business Machines Corporation Method and structure to reduce CMOS inter-well leakage
US20050250289A1 (en) * 2002-10-30 2005-11-10 Babcock Jeffrey A Control of dopant diffusion from buried layers in bipolar integrated circuits
US6878976B2 (en) * 2002-03-13 2005-04-12 International Business Machines Corporation Carbon-modulated breakdown voltage SiGe transistor for low voltage trigger ESD applications
JP2003303830A (ja) 2002-04-12 2003-10-24 Nec Electronics Corp 半導体装置及びその製造方法
US6630377B1 (en) 2002-09-18 2003-10-07 Chartered Semiconductor Manufacturing Ltd. Method for making high-gain vertical bipolar junction transistor structures compatible with CMOS process
US7233498B2 (en) 2002-09-27 2007-06-19 Eastman Kodak Company Medium having data storage and communication capabilities and method for forming same
FR2845522A1 (fr) * 2002-10-03 2004-04-09 St Microelectronics Sa Circuit integre a couche enterree fortement conductrice
JP3643100B2 (ja) * 2002-10-04 2005-04-27 松下電器産業株式会社 半導体装置
JP3507830B1 (ja) * 2002-10-04 2004-03-15 松下電器産業株式会社 半導体装置
KR100486304B1 (ko) 2003-02-07 2005-04-29 삼성전자주식회사 자기정렬을 이용한 바이씨모스 제조방법

Also Published As

Publication number Publication date
TW200614383A (en) 2006-05-01
CN101432892A (zh) 2009-05-13
WO2006034355A2 (en) 2006-03-30
WO2006034355A3 (en) 2009-04-16
EP1794806B1 (en) 2014-07-02
JP5090168B2 (ja) 2012-12-05
CN101432892B (zh) 2010-08-25
US20060124964A1 (en) 2006-06-15
EP1794806A4 (en) 2011-06-29
EP1794806A2 (en) 2007-06-13
JP2008514018A (ja) 2008-05-01
US7491985B2 (en) 2009-02-17
KR100961738B1 (ko) 2010-06-10
KR20070053280A (ko) 2007-05-23
US7002190B1 (en) 2006-02-21

Similar Documents

Publication Publication Date Title
US7466010B2 (en) Bipolar transistor having self-aligned silicide and a self-aligned emitter contact border
TW200539262A (en) Methods of base formation in a BiCMOS process
JP4898125B2 (ja) バイポーラ・トランジスタの製造方法
US8373236B2 (en) Semiconductor device and method of manufacturing such a device
TW200537651A (en) Ultra-thin SOI vertical bipolar transistors with an inversion collector on thin-buried oxide (BOX) for low substrate-bias operation and methods thereof
TW200843101A (en) Bipolar transistor with silicided sub-collector
TW200818492A (en) Bipolar transistor with dual shallow trench isolation and low base resistance
TW201125070A (en) Methods for forming isolated fin structures on bulk semiconductor material
TWI364795B (en) Method of collector formation in bicmos technology
JP2002252230A (ja) ヘテロ接合バイポーラトランジスタ
JPS59126671A (ja) 半導体装置
CN101221982B (zh) 异质结双极晶体管及其形成方法
US20090206449A1 (en) Stress-modified device structures, methods of fabricating such stress-modified device structures, and design structures for an integrated circuit
TWI343605B (en) A method of base formation in a bicmos process
CN102347329B (zh) 半导体元件及其制法
TW200809980A (en) Method of manufacturing a bipolar transistor
JP3948290B2 (ja) 半導体装置の製造方法
TWI248209B (en) Structure of a bipolar junction transistor and fabricating method thereof
JP3456864B2 (ja) 半導体装置及びその製造方法
JP3127181U (ja) 半導体装置
JP3130330B2 (ja) 半導体集積回路の製造方法
TW396428B (en) A manufacturing method of MOS transistors with the epitaxial layer being as the pull-up source/drain and the compatible manufacturing method of BJT transistor suited for BiCMOS process
JP2004356254A (ja) 半導体装置、及び同半導体装置の製造方法
JP2002231932A (ja) バイポーラ型半導体装置及びその製造方法
JP2006165405A (ja) 半導体装置及び半導体装置の製造方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees