TWI229345B - First-in, first-out memory system and method thereof - Google Patents

First-in, first-out memory system and method thereof Download PDF

Info

Publication number
TWI229345B
TWI229345B TW091111065A TW91111065A TWI229345B TW I229345 B TWI229345 B TW I229345B TW 091111065 A TW091111065 A TW 091111065A TW 91111065 A TW91111065 A TW 91111065A TW I229345 B TWI229345 B TW I229345B
Authority
TW
Taiwan
Prior art keywords
data
fifo
multiplexer
input
output
Prior art date
Application number
TW091111065A
Other languages
English (en)
Chinese (zh)
Inventor
John J Kim
Richard G Collins
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Application granted granted Critical
Publication of TWI229345B publication Critical patent/TWI229345B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Storing Facsimile Image Data (AREA)
TW091111065A 2001-06-20 2002-05-24 First-in, first-out memory system and method thereof TWI229345B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/885,574 US6779055B2 (en) 2001-06-20 2001-06-20 First-in, first-out memory system having both simultaneous and alternating data access and method thereof

Publications (1)

Publication Number Publication Date
TWI229345B true TWI229345B (en) 2005-03-11

Family

ID=25387224

Family Applications (1)

Application Number Title Priority Date Filing Date
TW091111065A TWI229345B (en) 2001-06-20 2002-05-24 First-in, first-out memory system and method thereof

Country Status (9)

Country Link
US (1) US6779055B2 (enExample)
EP (1) EP1402340B1 (enExample)
JP (1) JP4076946B2 (enExample)
KR (1) KR100902765B1 (enExample)
CN (1) CN100377072C (enExample)
AU (1) AU2002305462A1 (enExample)
DE (1) DE60226141T2 (enExample)
TW (1) TWI229345B (enExample)
WO (1) WO2003001360A2 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
EP1416373A3 (en) * 2002-10-31 2005-01-05 STMicroelectronics Pvt. Ltd Method and apparatus to reduce access time in synchronous fifos with zero latency overhead
WO2005067046A1 (ja) 2004-01-07 2005-07-21 Nikon Corporation 積層装置及び集積回路素子の積層方法
GB2429866B (en) * 2004-01-16 2009-05-06 Trek 2000 Int Ltd A portable storage device for recording and playing back data
CN101324863B (zh) * 2007-06-12 2012-07-04 中兴通讯股份有限公司 一种同步静态存储器的控制装置及方法
US8086936B2 (en) 2007-08-31 2011-12-27 International Business Machines Corporation Performing error correction at a memory device level that is transparent to a memory channel
US8082482B2 (en) 2007-08-31 2011-12-20 International Business Machines Corporation System for performing error correction operations in a memory hub device of a memory module
US8019919B2 (en) * 2007-09-05 2011-09-13 International Business Machines Corporation Method for enhancing the memory bandwidth available through a memory module
US20100269021A1 (en) * 2007-09-05 2010-10-21 Gower Kevin C Method for Performing Error Correction Operations in a Memory Hub Device of a Memory Module
US7945745B2 (en) * 2007-09-17 2011-05-17 General Electric Company Methods and systems for exchanging data
KR20090059802A (ko) * 2007-12-07 2009-06-11 삼성전자주식회사 레지스터 업데이트 방법 및 이를 적용한 레지스터 및컴퓨터 시스템
US8140936B2 (en) 2008-01-24 2012-03-20 International Business Machines Corporation System for a combined error correction code and cyclic redundancy check code for a memory channel
US20100169570A1 (en) * 2008-12-31 2010-07-01 Michael Mesnier Providing differentiated I/O services within a hardware storage controller
KR20130102393A (ko) 2012-03-07 2013-09-17 삼성전자주식회사 Ｆｉｆｏ 메모리 장치 및 이를 포함하는 전자 장치
US9304693B1 (en) 2012-12-17 2016-04-05 Marvell International Ltd. System and method for writing data to a data storage structure
JP6049564B2 (ja) * 2013-07-29 2016-12-21 三菱電機株式会社 データトレース回路、集積回路およびデータトレース方法
US9824058B2 (en) * 2014-11-14 2017-11-21 Cavium, Inc. Bypass FIFO for multiple virtual channels
CN106603442B (zh) * 2016-12-14 2019-06-25 东北大学 一种片上网络的跨时钟域高速数据通信接口电路
US11061997B2 (en) * 2017-08-03 2021-07-13 Regents Of The University Of Minnesota Dynamic functional obfuscation
KR102697046B1 (ko) 2019-02-11 2024-08-20 삼성전자주식회사 비휘발성 메모리 장치
TWI771785B (zh) * 2020-10-29 2022-07-21 晶豪科技股份有限公司 資料先進先出(fifo)電路

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
US4524424A (en) * 1982-02-18 1985-06-18 Rockwell International Corporation Adaptive spectrum shaping filter
JPS59177782A (ja) 1983-03-25 1984-10-08 Nec Corp バツフアメモリ制御方式
CA1228677A (en) * 1984-06-21 1987-10-27 Cray Research, Inc. Peripheral interface system
FR2636448B1 (fr) 1988-09-15 1994-07-22 Finger Ulrich Dispositif d'acquisition de donnees pour processeur
NL8901661A (nl) * 1989-06-30 1991-01-16 Philips Nv Televisiesysteem voor digitale overdracht van beeldsignalen.
US5525985A (en) * 1990-12-28 1996-06-11 Eaton Corporation Sure chip
US5305319A (en) 1991-01-31 1994-04-19 Chips And Technologies, Inc. FIFO for coupling asynchronous channels
DE4226952A1 (de) * 1992-08-14 1994-02-17 Deutsche Forsch Luft Raumfahrt Rahmen-Synchronisierer für Telemetrie-Systeme
KR0126330Y1 (ko) * 1993-10-23 1998-12-15 김광호 텔레비젼 수상기의 더블스캔 제어회로
JPH10283088A (ja) 1997-04-02 1998-10-23 Oki Electric Ind Co Ltd シリアル通信回路
KR19980077474A (ko) * 1997-04-19 1998-11-16 김영환 비디오 신호의 스캔방식 변환장치 및 그 제어방법
US6055616A (en) 1997-06-25 2000-04-25 Sun Microsystems, Inc. System for efficient implementation of multi-ported logic FIFO structures in a processor
US6073190A (en) * 1997-07-18 2000-06-06 Micron Electronics, Inc. System for dynamic buffer allocation comprising control logic for controlling a first address buffer and a first data buffer as a matched pair
KR100249235B1 (ko) * 1997-12-31 2000-03-15 구자홍 에이치디티브이 비디오 디코더

Also Published As

Publication number Publication date
US6779055B2 (en) 2004-08-17
CN100377072C (zh) 2008-03-26
US20020199042A1 (en) 2002-12-26
EP1402340B1 (en) 2008-04-16
DE60226141T2 (de) 2009-05-20
JP2005505029A (ja) 2005-02-17
KR20040010756A (ko) 2004-01-31
JP4076946B2 (ja) 2008-04-16
DE60226141D1 (de) 2008-05-29
WO2003001360A2 (en) 2003-01-03
AU2002305462A1 (en) 2003-01-08
WO2003001360A3 (en) 2003-10-16
EP1402340A2 (en) 2004-03-31
CN1524215A (zh) 2004-08-25
KR100902765B1 (ko) 2009-06-15

Similar Documents

Publication Publication Date Title
TWI229345B (en) First-in, first-out memory system and method thereof
US7822906B2 (en) Data flush methods
US6286076B1 (en) High speed memory-based buffer and system and method for use thereof
JPH11167560A (ja) データ転送システム、このシステムに用いるスイッチング回路、アダプタ及びこのシステムを有する集積回路並びにデータ転送方法
US6377071B1 (en) Composite flag generation for DDR FIFOs
US6510483B1 (en) Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports
JP2011065415A (ja) 非同期バス・インタフェース回路
TW200905483A (en) Bridges and the related electronic systems and methods for flushing data
CN100499631C (zh) 数据丢弃模块及数据丢弃的实现方法
JPH10143425A (ja) デュアル・ポート・ｒａｍ
JPH0822444A (ja) データ転送装置
JP4478592B2 (ja) メモリ回路
JPH05101016A (ja) キヤツシユスヌーピング制御装置
JPH01269150A (ja) バッファリング装置
JP2005504464A (ja) シングル・ポート・メモリを使用したディジタル・ライン・ディレー
JPH05265701A (ja) Ｆｉｆｏメモリ
JPH05282191A (ja) マルチ方式ビデオフィールドメモリ装置及びそのプロセシング方法
JP2928140B2 (ja) 性能測定カウンタ回路
JP2583501B2 (ja) デ−タ伝送回路
JPH06125338A (ja) フレームアライナー
EP1050883A1 (en) Circuits for controlling the storage of data into memory
JPH01113875A (ja) 画像入力装置
JPS5995587A (ja) 表示処理装置
JPH05314758A (ja) ファーストイン・ファーストアウト・メモリ
JPH0758504B2 (ja) 画像入力装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees