TW508789B - Semiconductor device and fabrication method, circuit substrate and electronic machine therefor - Google Patents
Semiconductor device and fabrication method, circuit substrate and electronic machine therefor Download PDFInfo
- Publication number
- TW508789B TW508789B TW090101162A TW90101162A TW508789B TW 508789 B TW508789 B TW 508789B TW 090101162 A TW090101162 A TW 090101162A TW 90101162 A TW90101162 A TW 90101162A TW 508789 B TW508789 B TW 508789B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- hole
- manufacturing
- scope
- patent application
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/03—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass H10D or integrated devices of class H10
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02381—Side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05026—Disposition the internal layer being disposed in a recess of the surface
- H01L2224/05027—Disposition the internal layer being disposed in a recess of the surface the internal layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
- H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
- H01L2225/04—All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same main group of the same subclass of class H10
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06582—Housing for the assembly, e.g. chip scale package [CSP]
- H01L2225/06586—Housing with external bump or bump-like connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000012670A JP3736607B2 (ja) | 2000-01-21 | 2000-01-21 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW508789B true TW508789B (en) | 2002-11-01 |
Family
ID=18540360
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW090101162A TW508789B (en) | 2000-01-21 | 2001-01-18 | Semiconductor device and fabrication method, circuit substrate and electronic machine therefor |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6667551B2 (enExample) |
| JP (1) | JP3736607B2 (enExample) |
| KR (1) | KR100425391B1 (enExample) |
| TW (1) | TW508789B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7696008B2 (en) | 2006-01-05 | 2010-04-13 | Advanced Semiconductor Engineering, Inc. | Wafer-level chip packaging process and chip package structure |
Families Citing this family (96)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3736607B2 (ja) * | 2000-01-21 | 2006-01-18 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
| US6630743B2 (en) * | 2001-02-27 | 2003-10-07 | International Business Machines Corporation | Copper plated PTH barrels and methods for fabricating |
| DE10120408B4 (de) * | 2001-04-25 | 2006-02-02 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Halbleiterchip, elektronische Baugruppe aus gestapelten Halbleiterchips und Verfahren zu deren Herstellung |
| US6902872B2 (en) * | 2002-07-29 | 2005-06-07 | Hewlett-Packard Development Company, L.P. | Method of forming a through-substrate interconnect |
| JP3690380B2 (ja) * | 2002-08-02 | 2005-08-31 | セイコーエプソン株式会社 | 材料の配置方法、電子装置の製造方法、電気光学装置の製造方法 |
| US6867983B2 (en) * | 2002-08-07 | 2005-03-15 | Avery Dennison Corporation | Radio frequency identification device and method |
| US6936913B2 (en) * | 2002-12-11 | 2005-08-30 | Northrop Grumman Corporation | High performance vias for vertical IC packaging |
| JP4072677B2 (ja) | 2003-01-15 | 2008-04-09 | セイコーエプソン株式会社 | 半導体チップ、半導体ウエハ、半導体装置及びその製造方法、回路基板並びに電子機器 |
| JP2004311948A (ja) * | 2003-03-27 | 2004-11-04 | Seiko Epson Corp | 半導体装置、半導体デバイス、電子機器、および半導体装置の製造方法 |
| US6934065B2 (en) * | 2003-09-18 | 2005-08-23 | Micron Technology, Inc. | Microelectronic devices and methods for packaging microelectronic devices |
| US7091124B2 (en) | 2003-11-13 | 2006-08-15 | Micron Technology, Inc. | Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
| US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
| US7583862B2 (en) * | 2003-11-26 | 2009-09-01 | Aptina Imaging Corporation | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
| US6943106B1 (en) * | 2004-02-20 | 2005-09-13 | Micron Technology, Inc. | Methods of fabricating interconnects for semiconductor components including plating solder-wetting material and solder filling |
| US7253397B2 (en) * | 2004-02-23 | 2007-08-07 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
| EP1571704A1 (en) * | 2004-03-04 | 2005-09-07 | Interuniversitair Microelektronica Centrum Vzw | Method for depositing a solder material on a substrate in the form of a predetermined pattern |
| US20050247894A1 (en) | 2004-05-05 | 2005-11-10 | Watkins Charles M | Systems and methods for forming apertures in microfeature workpieces |
| US8092734B2 (en) | 2004-05-13 | 2012-01-10 | Aptina Imaging Corporation | Covers for microelectronic imagers and methods for wafer-level packaging of microelectronics imagers |
| US7253957B2 (en) * | 2004-05-13 | 2007-08-07 | Micron Technology, Inc. | Integrated optics units and methods of manufacturing integrated optics units for use with microelectronic imagers |
| JP4955935B2 (ja) * | 2004-05-25 | 2012-06-20 | キヤノン株式会社 | 貫通孔形成方法および半導体装置の製造方法 |
| US20050275750A1 (en) * | 2004-06-09 | 2005-12-15 | Salman Akram | Wafer-level packaged microelectronic imagers and processes for wafer-level packaging |
| US7498647B2 (en) * | 2004-06-10 | 2009-03-03 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
| US7199439B2 (en) * | 2004-06-14 | 2007-04-03 | Micron Technology, Inc. | Microelectronic imagers and methods of packaging microelectronic imagers |
| US7262405B2 (en) * | 2004-06-14 | 2007-08-28 | Micron Technology, Inc. | Prefabricated housings for microelectronic imagers |
| US7294897B2 (en) * | 2004-06-29 | 2007-11-13 | Micron Technology, Inc. | Packaged microelectronic imagers and methods of packaging microelectronic imagers |
| US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
| US7416913B2 (en) * | 2004-07-16 | 2008-08-26 | Micron Technology, Inc. | Methods of manufacturing microelectronic imaging units with discrete standoffs |
| US7189954B2 (en) | 2004-07-19 | 2007-03-13 | Micron Technology, Inc. | Microelectronic imagers with optical devices and methods of manufacturing such microelectronic imagers |
| US7402453B2 (en) * | 2004-07-28 | 2008-07-22 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
| US7364934B2 (en) | 2004-08-10 | 2008-04-29 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
| US7397066B2 (en) * | 2004-08-19 | 2008-07-08 | Micron Technology, Inc. | Microelectronic imagers with curved image sensors and methods for manufacturing microelectronic imagers |
| US7223626B2 (en) * | 2004-08-19 | 2007-05-29 | Micron Technology, Inc. | Spacers for packaged microelectronic imagers and methods of making and using spacers for wafer-level packaging of imagers |
| US7425499B2 (en) | 2004-08-24 | 2008-09-16 | Micron Technology, Inc. | Methods for forming interconnects in vias and microelectronic workpieces including such interconnects |
| US7115961B2 (en) * | 2004-08-24 | 2006-10-03 | Micron Technology, Inc. | Packaged microelectronic imaging devices and methods of packaging microelectronic imaging devices |
| US7598167B2 (en) * | 2004-08-24 | 2009-10-06 | Micron Technology, Inc. | Method of forming vias in semiconductor substrates without damaging active regions thereof and resulting structures |
| US7429494B2 (en) * | 2004-08-24 | 2008-09-30 | Micron Technology, Inc. | Microelectronic imagers with optical devices having integral reference features and methods for manufacturing such microelectronic imagers |
| US7276393B2 (en) * | 2004-08-26 | 2007-10-02 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
| US7083425B2 (en) | 2004-08-27 | 2006-08-01 | Micron Technology, Inc. | Slanted vias for electrical circuits on circuit boards and other substrates |
| US7511262B2 (en) * | 2004-08-30 | 2009-03-31 | Micron Technology, Inc. | Optical device and assembly for use with imaging dies, and wafer-label imager assembly |
| US20070148807A1 (en) | 2005-08-22 | 2007-06-28 | Salman Akram | Microelectronic imagers with integrated optical devices and methods for manufacturing such microelectronic imagers |
| US7109068B2 (en) * | 2004-08-31 | 2006-09-19 | Micron Technology, Inc. | Through-substrate interconnect fabrication methods |
| US7646075B2 (en) * | 2004-08-31 | 2010-01-12 | Micron Technology, Inc. | Microelectronic imagers having front side contacts |
| US7300857B2 (en) | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
| TWI303864B (en) * | 2004-10-26 | 2008-12-01 | Sanyo Electric Co | Semiconductor device and method for making the same |
| US7674671B2 (en) * | 2004-12-13 | 2010-03-09 | Optomec Design Company | Aerodynamic jetting of aerosolized fluids for fabrication of passive structures |
| US7271482B2 (en) | 2004-12-30 | 2007-09-18 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
| US7214919B2 (en) * | 2005-02-08 | 2007-05-08 | Micron Technology, Inc. | Microelectronic imaging units and methods of manufacturing microelectronic imaging units |
| US7303931B2 (en) * | 2005-02-10 | 2007-12-04 | Micron Technology, Inc. | Microfeature workpieces having microlenses and methods of forming microlenses on microfeature workpieces |
| US7190039B2 (en) * | 2005-02-18 | 2007-03-13 | Micron Technology, Inc. | Microelectronic imagers with shaped image sensors and methods for manufacturing microelectronic imagers |
| US7485967B2 (en) * | 2005-03-10 | 2009-02-03 | Sanyo Electric Co., Ltd. | Semiconductor device with via hole for electric connection |
| US20060290001A1 (en) * | 2005-06-28 | 2006-12-28 | Micron Technology, Inc. | Interconnect vias and associated methods of formation |
| US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
| US7429529B2 (en) * | 2005-08-05 | 2008-09-30 | Farnworth Warren M | Methods of forming through-wafer interconnects and structures resulting therefrom |
| JP4758712B2 (ja) * | 2005-08-29 | 2011-08-31 | 新光電気工業株式会社 | 半導体装置の製造方法 |
| US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
| US7288757B2 (en) * | 2005-09-01 | 2007-10-30 | Micron Technology, Inc. | Microelectronic imaging devices and associated methods for attaching transmissive elements |
| US7622377B2 (en) | 2005-09-01 | 2009-11-24 | Micron Technology, Inc. | Microfeature workpiece substrates having through-substrate vias, and associated methods of formation |
| US7863187B2 (en) * | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
| US7517798B2 (en) * | 2005-09-01 | 2009-04-14 | Micron Technology, Inc. | Methods for forming through-wafer interconnects and structures resulting therefrom |
| US7629252B2 (en) * | 2005-12-23 | 2009-12-08 | Intel Corporation | Conformal electroless deposition of barrier layer materials |
| AU2006331555A1 (en) * | 2005-12-27 | 2007-07-05 | Bayer Healthcare Llc | Process of making electrodes for test sensors |
| TWI293499B (en) * | 2006-01-25 | 2008-02-11 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
| TWI287273B (en) * | 2006-01-25 | 2007-09-21 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
| US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
| US7629249B2 (en) | 2006-08-28 | 2009-12-08 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
| US7560371B2 (en) * | 2006-08-29 | 2009-07-14 | Micron Technology, Inc. | Methods for selectively filling apertures in a substrate to form conductive vias with a liquid using a vacuum |
| US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
| KR100830581B1 (ko) | 2006-11-06 | 2008-05-22 | 삼성전자주식회사 | 관통전극을 구비한 반도체 소자 및 그 형성방법 |
| US8102057B2 (en) * | 2006-12-27 | 2012-01-24 | Hewlett-Packard Development Company, L.P. | Via design for flux residue mitigation |
| FR2911995B1 (fr) * | 2007-01-30 | 2009-03-06 | 3D Plus Sa Sa | Procede d'interconnexion de tranches electroniques |
| DE102007019552B4 (de) * | 2007-04-25 | 2009-12-17 | Infineon Technologies Ag | Verfahren zur Herstellung eines Substrats mit Durchführung sowie Substrat und Halbleitermodul mit Durchführung |
| US20080284041A1 (en) * | 2007-05-18 | 2008-11-20 | Samsung Electronics Co., Ltd. | Semiconductor package with through silicon via and related method of fabrication |
| JP5302522B2 (ja) * | 2007-07-02 | 2013-10-02 | スパンション エルエルシー | 半導体装置及びその製造方法 |
| KR101553414B1 (ko) * | 2007-07-03 | 2015-09-15 | 파나소닉 주식회사 | 반도체 장치와 그 제조 방법 및 화상 표시 장치 |
| SG150410A1 (en) | 2007-08-31 | 2009-03-30 | Micron Technology Inc | Partitioned through-layer via and associated systems and methods |
| US8350382B2 (en) * | 2007-09-21 | 2013-01-08 | Infineon Technologies Ag | Semiconductor device including electronic component coupled to a backside of a chip |
| US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
| KR101490429B1 (ko) * | 2008-03-11 | 2015-02-11 | 삼성전자주식회사 | 저항 메모리 소자 및 그 형성 방법 |
| US9324611B2 (en) * | 2008-04-03 | 2016-04-26 | Micron Technology, Inc. | Corrosion resistant via connections in semiconductor substrates and methods of making same |
| TWI389291B (zh) * | 2008-05-13 | 2013-03-11 | Ind Tech Res Inst | 三維堆疊晶粒封裝結構 |
| US7872332B2 (en) * | 2008-09-11 | 2011-01-18 | Micron Technology, Inc. | Interconnect structures for stacked dies, including penetrating structures for through-silicon vias, and associated systems and methods |
| EP2338171B1 (en) * | 2008-10-15 | 2015-09-23 | ÅAC Microtec AB | Method for making an interconnection via |
| US20100194465A1 (en) * | 2009-02-02 | 2010-08-05 | Ali Salih | Temperature compensated current source and method therefor |
| US8368228B2 (en) * | 2009-10-19 | 2013-02-05 | Jeng-Jye Shau | Area efficient through-hole connections |
| US8304286B2 (en) * | 2009-12-11 | 2012-11-06 | Stats Chippac Ltd. | Integrated circuit packaging system with shielded package and method of manufacture thereof |
| TW201145493A (en) * | 2010-06-01 | 2011-12-16 | Chipmos Technologies Inc | Silicon wafer structure and multi-chip stack structure |
| CN102290397A (zh) * | 2010-06-17 | 2011-12-21 | 南茂科技股份有限公司 | 硅晶圆结构及多晶粒的堆栈结构 |
| US8365398B2 (en) | 2011-01-26 | 2013-02-05 | Jeng-Jye Shau | Accurate alignment for stacked substrates |
| US8709945B2 (en) | 2011-01-26 | 2014-04-29 | Jeng-Jye Shau | Area efficient through-hole connections |
| US10994473B2 (en) | 2015-02-10 | 2021-05-04 | Optomec, Inc. | Fabrication of three dimensional structures by in-flight curing of aerosols |
| CN108026491B (zh) | 2015-08-03 | 2021-08-13 | 富士胶片电子材料美国有限公司 | 清洁组合物 |
| KR102605655B1 (ko) | 2017-06-16 | 2023-11-23 | 후지필름 일렉트로닉 머티리얼스 유.에스.에이., 아이엔씨. | 다층 구조물 |
| CN109789644B (zh) | 2017-09-11 | 2023-01-31 | 富士胶片电子材料美国有限公司 | 形成介电膜的组合物 |
| US10632746B2 (en) | 2017-11-13 | 2020-04-28 | Optomec, Inc. | Shuttering of aerosol streams |
| CN111960376B (zh) * | 2020-07-21 | 2024-08-23 | 上海集成电路研发中心有限公司 | 一种mems支撑和电连接孔结构及制备方法 |
| TW202247905A (zh) | 2021-04-29 | 2022-12-16 | 美商阿普托麥克股份有限公司 | 用於氣溶膠噴射裝置之高可靠性鞘護輸送路徑 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5326689A (en) * | 1976-08-25 | 1978-03-11 | Hitachi Ltd | Semiconductor integrated circuit unit |
| JPS5326666A (en) * | 1976-08-25 | 1978-03-11 | Hitachi Ltd | Semiconduct or device |
| JPS5837944A (ja) * | 1981-08-28 | 1983-03-05 | Fujitsu Ltd | 半導体チツプの実装構造 |
| JPS59222954A (ja) * | 1983-06-01 | 1984-12-14 | Hitachi Ltd | 積層半導体集積回路およびその製法 |
| JPS6190492A (ja) | 1984-10-11 | 1986-05-08 | 四国化成工業株式会社 | 銅スル−ホ−ルプリント配線板の製造方法 |
| JPS62105379A (ja) * | 1985-11-01 | 1987-05-15 | 株式会社日立製作所 | コネクタ装置 |
| US4808273A (en) | 1988-05-10 | 1989-02-28 | Avantek, Inc. | Method of forming completely metallized via holes in semiconductors |
| US5229647A (en) * | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
| JP2988045B2 (ja) | 1991-09-13 | 1999-12-06 | 富士通株式会社 | ベアチップの構造およびベアチップの実装構造 |
| DE4301133C2 (de) * | 1993-01-18 | 1995-05-18 | Danfoss As | Hydraulische Kolbenmaschine |
| JPH06310547A (ja) * | 1993-02-25 | 1994-11-04 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| US6246247B1 (en) * | 1994-11-15 | 2001-06-12 | Formfactor, Inc. | Probe card assembly and kit, and methods of using same |
| US6013948A (en) * | 1995-11-27 | 2000-01-11 | Micron Technology, Inc. | Stackable chip scale semiconductor package with mating contacts on opposed surfaces |
| US5707893A (en) * | 1995-12-01 | 1998-01-13 | International Business Machines Corporation | Method of making a circuitized substrate using two different metallization processes |
| AU7589196A (en) * | 1996-11-21 | 1998-06-10 | Hitachi Limited | Semiconductor device and process for manufacturing the same |
| JP3184493B2 (ja) * | 1997-10-01 | 2001-07-09 | 松下電子工業株式会社 | 電子装置の製造方法 |
| JPH11204519A (ja) * | 1998-01-08 | 1999-07-30 | Matsushita Electron Corp | 半導体装置及びその製造方法 |
| MY144503A (en) * | 1998-09-14 | 2011-09-30 | Ibiden Co Ltd | Printed circuit board and method for its production |
| US6239485B1 (en) * | 1998-11-13 | 2001-05-29 | Fujitsu Limited | Reduced cross-talk noise high density signal interposer with power and ground wrap |
| JP3736607B2 (ja) * | 2000-01-21 | 2006-01-18 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
-
2000
- 2000-01-21 JP JP2000012670A patent/JP3736607B2/ja not_active Expired - Lifetime
-
2001
- 2001-01-18 TW TW090101162A patent/TW508789B/zh not_active IP Right Cessation
- 2001-01-18 KR KR10-2001-0002836A patent/KR100425391B1/ko not_active Expired - Lifetime
- 2001-01-22 US US09/765,433 patent/US6667551B2/en not_active Expired - Lifetime
-
2003
- 2003-11-03 US US10/698,432 patent/US6852621B2/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7696008B2 (en) | 2006-01-05 | 2010-04-13 | Advanced Semiconductor Engineering, Inc. | Wafer-level chip packaging process and chip package structure |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001203316A (ja) | 2001-07-27 |
| JP3736607B2 (ja) | 2006-01-18 |
| US6852621B2 (en) | 2005-02-08 |
| US20040092099A1 (en) | 2004-05-13 |
| KR20010076331A (ko) | 2001-08-11 |
| US20010027011A1 (en) | 2001-10-04 |
| KR100425391B1 (ko) | 2004-03-30 |
| US6667551B2 (en) | 2003-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW508789B (en) | Semiconductor device and fabrication method, circuit substrate and electronic machine therefor | |
| TW492120B (en) | Semiconductor device and its manufacturing method, stacked type semiconductor device, circuit substrate and electronic machine | |
| TW480636B (en) | Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment | |
| TWI260763B (en) | Semiconductor device and manufacturing method thereof, circuit board and electronic apparatus | |
| US8304664B2 (en) | Electronic component mounted structure | |
| JP5138395B2 (ja) | 配線基板及びその製造方法 | |
| JP7569516B2 (ja) | 構造体 | |
| JP2002359347A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
| JP3687435B2 (ja) | 半導体チップおよびその製造方法、半導体装置、コンピュータ、回路基板ならびに電子機器 | |
| TW477043B (en) | Flip-chip type semiconductor device with stress-absorbing layer made of thermosetting resin and its manufacturing method | |
| JP4219951B2 (ja) | はんだボール搭載方法及びはんだボール搭載基板の製造方法 | |
| JP4304905B2 (ja) | 半導体装置の製造方法 | |
| JP7205787B2 (ja) | 電子部品搭載基板およびその製造方法 | |
| JP4292748B2 (ja) | 半導体装置の製造方法 | |
| JP4127095B2 (ja) | 半導体装置の製造方法 | |
| CN101958292A (zh) | 印刷电路板、封装件及其制造方法 | |
| JP6962052B2 (ja) | 電子部品搭載基板およびその製造方法 | |
| JP7435635B2 (ja) | 貫通電極基板 | |
| JP2003282615A (ja) | バンプの構造、バンプの形成方法、半導体装置およびその製造方法並びに電子機器 | |
| JP2003273108A (ja) | 半導体装置の製造方法及び半導体装置並びに回路基板及び電子機器 | |
| JP2016143813A (ja) | 貫通電極基板の製造方法 | |
| JP2004214704A (ja) | 半導体装置用基板並びに半導体装置及びそれらの製造方法 | |
| JP2005340254A (ja) | 半導体装置およびその製造方法ならびに電子機器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MK4A | Expiration of patent term of an invention patent |