TW358264B - Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same - Google Patents

Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same

Info

Publication number
TW358264B
TW358264B TW086113022A TW86113022A TW358264B TW 358264 B TW358264 B TW 358264B TW 086113022 A TW086113022 A TW 086113022A TW 86113022 A TW86113022 A TW 86113022A TW 358264 B TW358264 B TW 358264B
Authority
TW
Taiwan
Prior art keywords
semiconductor memory
memory cell
semiconductor
clock
same
Prior art date
Application number
TW086113022A
Other languages
English (en)
Inventor
Hiroyoshi Tomita
Yoshihiro Takemae
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of TW358264B publication Critical patent/TW358264B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW086113022A 1996-12-27 1997-09-09 Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same TW358264B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35154896A JP3979690B2 (ja) 1996-12-27 1996-12-27 半導体記憶装置システム及び半導体記憶装置

Publications (1)

Publication Number Publication Date
TW358264B true TW358264B (en) 1999-05-11

Family

ID=18418033

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086113022A TW358264B (en) 1996-12-27 1997-09-09 Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same

Country Status (6)

Country Link
US (1) US5896347A (zh)
JP (1) JP3979690B2 (zh)
KR (1) KR100256004B1 (zh)
DE (1) DE19752161C2 (zh)
GB (1) GB2320779B (zh)
TW (1) TW358264B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI453708B (zh) * 2010-12-31 2014-09-21 Lg Display Co Ltd 用於同步輸入與輸出同步信號的方法和電路，使用該方法與電路之液晶顯示裝置中的背光驅動器，以及用於驅動該背光驅動器的方法

Families Citing this family (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100247923B1 (ko) * 1997-01-29 2000-03-15 윤종용 스위치신호발생기및이를이용한고속동기형sram
GB2357355B (en) * 1997-01-29 2001-08-01 Samsung Electronics Co Ltd A synchronous sram
JP3929116B2 (ja) 1997-07-04 2007-06-13 富士通株式会社 メモリサブシステム
US6000022A (en) 1997-10-10 1999-12-07 Micron Technology, Inc. Method and apparatus for coupling signals between two circuits operating in different clock domains
FR2772968B1 (fr) * 1997-12-24 2000-03-10 Thomson Multimedia Sa Dispositif de synchronisation pour memoire synchrone dynamique a acces aleatoire
US6590901B1 (en) * 1998-04-01 2003-07-08 Mosaid Technologies, Inc. Method and apparatus for providing a packet buffer random access memory
JPH11306757A (ja) 1998-04-27 1999-11-05 Mitsubishi Electric Corp 同期型半導体記憶装置
US6034417A (en) 1998-05-08 2000-03-07 Micron Technology, Inc. Semiconductor structure having more usable substrate area and method for forming same
KR100458812B1 (ko) * 1998-05-21 2004-12-03 엔이씨 일렉트로닉스 가부시키가이샤 큰 래치 마진을 확보할 수 있는 반도체 메모리 장치
US6557071B2 (en) * 1998-06-22 2003-04-29 Intel Corporation Memory system including a memory controller having a data strobe generator and method for accesing a memory using a data storage
US6061551A (en) 1998-10-21 2000-05-09 Parkervision, Inc. Method and system for down-converting electromagnetic signals
US7515896B1 (en) 1998-10-21 2009-04-07 Parkervision, Inc. Method and system for down-converting an electromagnetic signal, and transforms for same, and aperture relationships
US6434684B1 (en) 1998-09-03 2002-08-13 Micron Technology, Inc. Method and apparatus for coupling signals across different clock domains, and memory device and computer system using same
DE19842818C2 (de) 1998-09-18 2001-03-01 Siemens Ag Synchrone Schaltung
DE19844936C2 (de) * 1998-09-30 2001-02-01 Siemens Ag Schaltung zur Erzeugung eines Ausgangssignals in Abhängigkeit von zwei Eingangssignalen
US6370371B1 (en) * 1998-10-21 2002-04-09 Parkervision, Inc. Applications of universal frequency translation
US7236754B2 (en) 1999-08-23 2007-06-26 Parkervision, Inc. Method and system for frequency up-conversion
US7039372B1 (en) 1998-10-21 2006-05-02 Parkervision, Inc. Method and system for frequency up-conversion with modulation embodiments
KR100306883B1 (ko) * 1998-12-22 2001-11-02 박종섭 반도체메모리장치의입력버퍼
US6853690B1 (en) 1999-04-16 2005-02-08 Parkervision, Inc. Method, system and apparatus for balanced frequency up-conversion of a baseband signal and 4-phase receiver and transceiver embodiments
US6879817B1 (en) * 1999-04-16 2005-04-12 Parkervision, Inc. DC offset, re-radiation, and I/Q solutions using universal frequency translation technology
US7110435B1 (en) * 1999-03-15 2006-09-19 Parkervision, Inc. Spread spectrum applications of universal frequency translation
US7110444B1 (en) 1999-08-04 2006-09-19 Parkervision, Inc. Wireless local area network (WLAN) using universal frequency translation technology including multi-phase embodiments and circuit implementations
US7065162B1 (en) * 1999-04-16 2006-06-20 Parkervision, Inc. Method and system for down-converting an electromagnetic signal, and transforms for same
US7693230B2 (en) 1999-04-16 2010-04-06 Parkervision, Inc. Apparatus and method of differential IQ frequency up-conversion
KR100333703B1 (ko) 1999-06-30 2002-04-24 박종섭 동기식 디램의 데이터 스트로브 버퍼
US6839393B1 (en) * 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
JP4220621B2 (ja) * 1999-07-22 2009-02-04 富士通マイクロエレクトロニクス株式会社 半導体集積回路
US8295406B1 (en) 1999-08-04 2012-10-23 Parkervision, Inc. Universal platform module for a plurality of communication protocols
JP4707204B2 (ja) * 1999-10-08 2011-06-22 富士通セミコンダクター株式会社 半導体記憶装置
JP4613378B2 (ja) * 1999-11-01 2011-01-19 富士通セミコンダクター株式会社 半導体集積回路
JP4683690B2 (ja) 1999-11-05 2011-05-18 ルネサスエレクトロニクス株式会社 半導体装置
JP3446700B2 (ja) * 1999-12-20 2003-09-16 日本電気株式会社 複数ラインバッファ型メモリｌｓｉ
US7010286B2 (en) 2000-04-14 2006-03-07 Parkervision, Inc. Apparatus, system, and method for down-converting and up-converting electromagnetic signals
KR100401490B1 (ko) * 2000-10-31 2003-10-11 주식회사 하이닉스반도체 로오 버퍼를 내장한 반도체 메모리 장치
US7454453B2 (en) 2000-11-14 2008-11-18 Parkervision, Inc. Methods, systems, and computer program products for parallel correlation and applications thereof
US7010559B2 (en) * 2000-11-14 2006-03-07 Parkervision, Inc. Method and apparatus for a parallel correlator and applications thereof
KR100675273B1 (ko) * 2001-05-17 2007-01-26 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 전압 레벨 및 지연 시간 조절회로
KR100403635B1 (ko) * 2001-11-06 2003-10-30 삼성전자주식회사 동기식 반도체 메모리 장치의 데이터 입력 회로 및 데이터입력 방법
US7072427B2 (en) 2001-11-09 2006-07-04 Parkervision, Inc. Method and apparatus for reducing DC offsets in a communication system
US6838712B2 (en) * 2001-11-26 2005-01-04 Micron Technology, Inc. Per-bit set-up and hold time adjustment for double-data rate synchronous DRAM
KR100560644B1 (ko) * 2002-01-09 2006-03-16 삼성전자주식회사 클럭 동기회로를 구비하는 집적회로장치
JP4136429B2 (ja) 2002-04-10 2008-08-20 富士通株式会社 半導体装置
KR100470995B1 (ko) * 2002-04-23 2005-03-08 삼성전자주식회사 클럭수신 동기회로를 갖는 멀티클럭 도메인 데이터 입력처리장치 및 그에 따른 클럭신호 인가방법
US7321640B2 (en) * 2002-06-07 2008-01-22 Parkervision, Inc. Active polyphase inverter filter for quadrature signal generation
US7379883B2 (en) 2002-07-18 2008-05-27 Parkervision, Inc. Networking methods and systems
US7460584B2 (en) * 2002-07-18 2008-12-02 Parkervision, Inc. Networking methods and systems
US6930949B2 (en) * 2002-08-26 2005-08-16 Micron Technology, Inc. Power savings in active standby mode
JP2004171678A (ja) * 2002-11-20 2004-06-17 Sony Corp 情報記憶装置、情報記憶方法、及び情報記憶プログラム
DE10344959A1 (de) * 2003-09-27 2005-04-28 Infineon Technologies Ag Synchrone RAM-Speicherschaltung
KR100557636B1 (ko) 2003-12-23 2006-03-10 주식회사 하이닉스반도체 클럭신호를 이용한 데이터 스트로브 회로
US6972998B1 (en) * 2004-02-09 2005-12-06 Integrated Device Technology, Inc. Double data rate memory devices including clock domain alignment circuits and methods of operation thereof
JP4419067B2 (ja) * 2004-07-26 2010-02-24 株式会社日立製作所 ディジタルインターフェースを有する半導体装置、メモリ素子及びメモリモジュール
KR100605600B1 (ko) * 2004-07-27 2006-07-28 주식회사 하이닉스반도체 반도체 메모리 소자
US7126874B2 (en) * 2004-08-31 2006-10-24 Micron Technology, Inc. Memory system and method for strobing data, command and address signals
KR100568546B1 (ko) * 2004-10-19 2006-04-07 삼성전자주식회사 메모리 시스템, 반도체 메모리 장치, 및 이 시스템과장치의 출력 데이터 스트로우브 신호 발생 방법
KR100640594B1 (ko) * 2004-10-27 2006-11-01 삼성전자주식회사 데이터 스트로브 신호를 모니터링하여 적응적으로 데이터입출력 신호를 래치하는 인터페이스 회로 및 이를구비하는 메모리 시스템
JP4786262B2 (ja) * 2005-09-06 2011-10-05 ルネサスエレクトロニクス株式会社 インターフェイス回路
KR100776740B1 (ko) * 2006-05-08 2007-11-19 주식회사 하이닉스반도체 반도체 메모리의 데이터 출력장치 및 방법
JP2006244528A (ja) * 2006-06-05 2006-09-14 Renesas Technology Corp マイクロコンピュータ
US8098784B2 (en) * 2006-09-05 2012-01-17 International Business Machines Corporation Systems, methods and computer program products for high speed data transfer using a plurality of external clock signals
US7613265B2 (en) * 2006-09-05 2009-11-03 International Business Machines Corporation Systems, methods and computer program products for high speed data transfer using an external clock signal
TWI302318B (en) * 2006-09-06 2008-10-21 Nanya Technology Corp Memory control circuit and method
JP4353330B2 (ja) * 2006-11-22 2009-10-28 エルピーダメモリ株式会社 半導体装置および半導体チップ
JP5045189B2 (ja) * 2007-03-30 2012-10-10 富士通セミコンダクター株式会社 インタフェース回路
JP4600467B2 (ja) * 2007-12-03 2010-12-15 富士通セミコンダクター株式会社 電子装置及びダブル・データ・レート・シンクロナス・ダイナミック・ランダム・アクセス・メモリ
KR100987359B1 (ko) * 2008-09-02 2010-10-12 주식회사 하이닉스반도체 데이터 입출력 회로
US8489912B2 (en) * 2009-09-09 2013-07-16 Ati Technologies Ulc Command protocol for adjustment of write timing delay
JP4785153B2 (ja) * 2009-10-26 2011-10-05 ルネサスエレクトロニクス株式会社 マイクロコンピュータ及びマイコンシステム
JP2012014456A (ja) * 2010-06-30 2012-01-19 Toshiba Corp ホストコントローラ、情報処理装置、およびサンプリング方法
JP2011118932A (ja) * 2011-03-07 2011-06-16 Renesas Electronics Corp マイクロコンピュータ
JP2013065372A (ja) * 2011-09-16 2013-04-11 Elpida Memory Inc 半導体装置およびそれを利用した情報処理システム
US9601182B2 (en) 2015-05-08 2017-03-21 Micron Technology, Inc. Frequency synthesis for memory input-output operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR950010622B1 (ko) * 1992-05-20 1995-09-20 삼성전자주식회사 비트라인 센싱 제어회로
US5479646A (en) * 1993-02-19 1995-12-26 Intergraph Corporation Method and apparatus for obtaining data from a data circuit utilizing alternating clock pulses to gate the data to the output
JP3292584B2 (ja) * 1994-04-08 2002-06-17 株式会社東芝 タイミング発生装置
KR0140481B1 (ko) * 1994-12-31 1998-07-01 김주용 동기식 메모리장치의 데이타신호 분배회로
US5767715A (en) * 1995-09-29 1998-06-16 Siemens Medical Systems, Inc. Method and apparatus for generating timing pulses accurately skewed relative to clock
JPH09148907A (ja) * 1995-11-22 1997-06-06 Nec Corp 同期式半導体論理装置
US5715198A (en) * 1997-02-03 1998-02-03 International Business Machines Corporation Output latching circuit for static memory devices

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI453708B (zh) * 2010-12-31 2014-09-21 Lg Display Co Ltd 用於同步輸入與輸出同步信號的方法和電路，使用該方法與電路之液晶顯示裝置中的背光驅動器，以及用於驅動該背光驅動器的方法
US8890796B2 (en) 2010-12-31 2014-11-18 Lg Display Co., Ltd. Method and circuit for synchronizing input and output synchronizing signals, backlight driver in liquid crystal display device using the same, and method for driving the backlight driver

Also Published As

Publication number Publication date
GB9719273D0 (en) 1997-11-12
DE19752161A1 (de) 1998-07-02
DE19752161C2 (de) 2003-04-10
GB2320779B (en) 2001-02-14
US5896347A (en) 1999-04-20
JP3979690B2 (ja) 2007-09-19
GB2320779A (en) 1998-07-01
JPH10199239A (ja) 1998-07-31
KR19980063509A (ko) 1998-10-07
KR100256004B1 (ko) 2000-05-01

Similar Documents

Publication Publication Date Title
TW358264B (en) Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same
TW344051B (en) Optimized security fuction in an electronic system
TW331677B (en) Digital delay locked loop circuit using synchronous delay line
TW351787B (en) Memory subsystem capable of high speed data transfer
EP1531480A3 (en) Memory circuit
CA2403888A1 (en) Uninterruptible power supplies using fuel cells
TW335468B (en) Semiconductor device and the computer system
HK1072989A1 (en) Method, processor and system for performing operation of data according to instruction
TW256894B (en) Method and apparatus for multiple memory bank selection
TW373179B (en) Semiconductor memory device
EP0665484A3 (en) Circuit for reducing energy consumption for synchronous semiconductor devices.
TW374175B (en) Data output buffer control circuit of synchronous semiconductor memory device
TW328592B (en) Semiconductor memory device
EP0591008A3 (en) Data output buffers in semiconductor memory devices.
TW345638B (en) Control structure for a high-speed asynchronous pipeline
MY122947A (en) Variable voltage source for a flash device operating from a power-supply-in-package (psip)
TW374166B (en) Semiconductor memory device having clock synchronous precharge data input/output line and data input/output line precharging method using the same
EP0920024A3 (en) Semiconductor memory device having a plurality of banks
TW362176B (en) High-speed clock-synchronous semiconductor integrated circuit and semiconductor integrated circuit system
TW367496B (en) Semiconductor memory device
TW329486B (en) Integrated circuit device
SE9803335L (sv) Effektomvandlingsanordning
AU2003259191A1 (en) Method, system, and program for memory based data transfer
TW326536B (en) Single-chip memory system having a page access mode
IT8520670A0 (it) Dispositivo integrato di protezione dinamica, in particolare per circuiti integrati con ingresso in tecnologia mos.

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees