SG11201907437UA - Efficient utilization of memory die area - Google Patents

Efficient utilization of memory die area

Info

Publication number
SG11201907437UA
SG11201907437UA SG11201907437UA SG11201907437UA SG11201907437UA SG 11201907437U A SG11201907437U A SG 11201907437UA SG 11201907437U A SG11201907437U A SG 11201907437UA SG 11201907437U A SG11201907437U A SG 11201907437UA SG 11201907437U A SG11201907437U A SG 11201907437UA
Authority
SG
Singapore
Prior art keywords
memory
ho1l
international
tiles
array
Prior art date
Application number
SG11201907437UA
Other languages
English (en)
Inventor
Christophe Vincent Antoine Laurent
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of SG11201907437UA publication Critical patent/SG11201907437UA/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0023—Address circuits or decoders
    • G11C13/0026—Bit-line or column circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0023—Address circuits or decoders
    • G11C13/0028—Word-line or row circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/003—Cell access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B51/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
    • H10B63/24—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes of the Ovonic threshold switching type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00—Galvanomagnetic devices
    • H10N50/10—Magnetoresistive devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20—Multistable switching devices, e.g. memristors
    • H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/821—Device geometry
    • H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801—Constructional details of multistable switching devices
    • H10N70/881—Switching materials
    • H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
    • H10N70/8828—Tellurides, e.g. GeSbTe
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/71—Three dimensional array
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/72—Array wherein the access device being a diode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/76—Array using an access device for each cell which being not a transistor and not a diode

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Semiconductor Memories (AREA)
  • Error Detection And Correction (AREA)
SG11201907437UA 2017-02-16 2018-02-07 Efficient utilization of memory die area SG11201907437UA (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/434,395 US10347333B2 (en) 2017-02-16 2017-02-16 Efficient utilization of memory die area
PCT/US2018/017204 WO2018151987A1 (fr) 2017-02-16 2018-02-07 Utilisation efficace de surface de puce de mémoire

Publications (1)

Publication Number Publication Date
SG11201907437UA true SG11201907437UA (en) 2019-09-27

Family

ID=63105396

Family Applications (1)

Application Number Title Priority Date Filing Date
SG11201907437UA SG11201907437UA (en) 2017-02-16 2018-02-07 Efficient utilization of memory die area

Country Status (8)

Country Link
US (4) US10347333B2 (fr)
EP (1) EP3583627A4 (fr)
JP (2) JP6905067B2 (fr)
KR (1) KR102097257B1 (fr)
CN (1) CN110291641B (fr)
SG (1) SG11201907437UA (fr)
TW (1) TWI663606B (fr)
WO (1) WO2018151987A1 (fr)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10490251B2 (en) 2017-01-30 2019-11-26 Micron Technology, Inc. Apparatuses and methods for distributing row hammer refresh events across a memory device
US10347333B2 (en) * 2017-02-16 2019-07-09 Micron Technology, Inc. Efficient utilization of memory die area
US9792958B1 (en) 2017-02-16 2017-10-17 Micron Technology, Inc. Active boundary quilt architecture memory
WO2018173851A1 (fr) * 2017-03-24 2018-09-27 ソニーセミコンダクタソリューションズ株式会社 Dispositif de stockage
KR102462503B1 (ko) * 2017-11-27 2022-11-02 삼성전자주식회사 수직형 구조를 가지는 불휘발성 메모리 장치 및 이를 포함하는 메모리 시스템
US11211403B2 (en) 2017-11-27 2021-12-28 Samsung Electronics Co., Ltd. Nonvolatile memory device having a vertical structure and a memory system including the same
US11017833B2 (en) 2018-05-24 2021-05-25 Micron Technology, Inc. Apparatuses and methods for pure-time, self adopt sampling for row hammer refresh sampling
US10573370B2 (en) 2018-07-02 2020-02-25 Micron Technology, Inc. Apparatus and methods for triggering row hammer address sampling
US10685696B2 (en) 2018-10-31 2020-06-16 Micron Technology, Inc. Apparatuses and methods for access based refresh timing
CN113168861B (zh) 2018-12-03 2024-05-14 美光科技公司 执行行锤刷新操作的半导体装置
CN117198356A (zh) * 2018-12-21 2023-12-08 美光科技公司 用于目标刷新操作的时序交错的设备和方法
US10957377B2 (en) 2018-12-26 2021-03-23 Micron Technology, Inc. Apparatuses and methods for distributed targeted refresh operations
US11367681B2 (en) * 2019-01-24 2022-06-21 Micron Technology, Inc. Slit oxide and via formation techniques
US11615831B2 (en) 2019-02-26 2023-03-28 Micron Technology, Inc. Apparatuses and methods for memory mat refresh sequencing
US11227649B2 (en) 2019-04-04 2022-01-18 Micron Technology, Inc. Apparatuses and methods for staggered timing of targeted refresh operations
US11069393B2 (en) 2019-06-04 2021-07-20 Micron Technology, Inc. Apparatuses and methods for controlling steal rates
US10978132B2 (en) 2019-06-05 2021-04-13 Micron Technology, Inc. Apparatuses and methods for staggered timing of skipped refresh operations
US11302374B2 (en) 2019-08-23 2022-04-12 Micron Technology, Inc. Apparatuses and methods for dynamic refresh allocation
US11302377B2 (en) 2019-10-16 2022-04-12 Micron Technology, Inc. Apparatuses and methods for dynamic targeted refresh steals
US11088170B2 (en) * 2019-11-25 2021-08-10 Sandisk Technologies Llc Three-dimensional ferroelectric memory array including integrated gate selectors and methods of forming the same
JP2021153080A (ja) * 2020-03-24 2021-09-30 キオクシア株式会社 半導体記憶装置
US11790970B2 (en) 2020-07-14 2023-10-17 Micron Technology, Inc. 3D quilt memory array for FeRAM and DRAM
US11309010B2 (en) 2020-08-14 2022-04-19 Micron Technology, Inc. Apparatuses, systems, and methods for memory directed access pause
US11348631B2 (en) 2020-08-19 2022-05-31 Micron Technology, Inc. Apparatuses, systems, and methods for identifying victim rows in a memory device which cannot be simultaneously refreshed
US11380382B2 (en) 2020-08-19 2022-07-05 Micron Technology, Inc. Refresh logic circuit layout having aggressor detector circuit sampling circuit and row hammer refresh control circuit
US11557331B2 (en) 2020-09-23 2023-01-17 Micron Technology, Inc. Apparatuses and methods for controlling refresh operations
US11222686B1 (en) 2020-11-12 2022-01-11 Micron Technology, Inc. Apparatuses and methods for controlling refresh timing
US11264079B1 (en) 2020-12-18 2022-03-01 Micron Technology, Inc. Apparatuses and methods for row hammer based cache lockdown
JP2022133577A (ja) * 2021-03-02 2022-09-14 キオクシア株式会社 メモリデバイス、メモリシステム、及びメモリデバイスの製造方法
US11475947B1 (en) 2021-04-15 2022-10-18 Micron Technology, Inc. Decoding architecture for memory tiles
US11587606B2 (en) 2021-04-15 2023-02-21 Micron Technology, Inc. Decoding architecture for memory devices
US11894103B2 (en) 2021-04-15 2024-02-06 Micron Technology, Inc. Decoding architecture for word line tiles
FR3124891A1 (fr) * 2021-06-30 2023-01-06 Stmicroelectronics (Crolles 2) Sas Mémoire à changement de phase
US11482266B1 (en) 2021-07-26 2022-10-25 Micron Technology, Inc. Edgeless memory clusters
CN117766003A (zh) * 2022-09-19 2024-03-26 长鑫存储技术有限公司 存储器及存储系统

Family Cites Families (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0148130B1 (ko) * 1992-05-18 1998-09-15 강진구 블럭킹아티팩트를 억제시키는 부호화/복호화 방법 및 그 장치
KR100311035B1 (ko) 1997-11-21 2002-02-28 윤종용 효율적으로 배치된 패드들을 갖는 반도체 메모리 장치
US6483736B2 (en) 1998-11-16 2002-11-19 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6034882A (en) * 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6567287B2 (en) * 2001-03-21 2003-05-20 Matrix Semiconductor, Inc. Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arrays
US6765813B2 (en) 2000-08-14 2004-07-20 Matrix Semiconductor, Inc. Integrated systems using vertically-stacked three-dimensional memory cells
JP2002299575A (ja) * 2001-03-29 2002-10-11 Toshiba Corp 半導体記憶装置
JP3659205B2 (ja) 2001-08-30 2005-06-15 セイコーエプソン株式会社 不揮発性半導体記憶装置及びその駆動方法
US7112994B2 (en) 2002-07-08 2006-09-26 Viciciv Technology Three dimensional integrated circuits
US7057914B2 (en) * 2002-08-02 2006-06-06 Unity Semiconductor Corporation Cross point memory array with fast access time
US7335906B2 (en) * 2003-04-03 2008-02-26 Kabushiki Kaisha Toshiba Phase change memory device
DE602004027844D1 (de) * 2004-05-03 2010-08-05 Unity Semiconductor Corp Nichtflüchtiger programmierbarer speicher
US7272070B2 (en) 2004-12-21 2007-09-18 Infineon Technologies Ag Memory access using multiple activated memory cell rows
JP4575181B2 (ja) * 2005-01-28 2010-11-04 株式会社東芝 スピン注入磁気ランダムアクセスメモリ
US7359279B2 (en) * 2005-03-31 2008-04-15 Sandisk 3D Llc Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers
US7872892B2 (en) 2005-07-05 2011-01-18 Intel Corporation Identifying and accessing individual memory devices in a memory channel
US20070132049A1 (en) * 2005-12-12 2007-06-14 Stipe Barry C Unipolar resistance random access memory (RRAM) device and vertically stacked architecture
JP4942576B2 (ja) 2007-07-20 2012-05-30 三洋電機株式会社 携帯電話の充電台
WO2009031336A1 (fr) 2007-09-07 2009-03-12 Nec Corporation Élément semi-conducteur
KR100935936B1 (ko) 2007-09-12 2010-01-11 삼성전자주식회사 적층 메모리 장치
US7551477B2 (en) 2007-09-26 2009-06-23 Sandisk Corporation Multiple bit line voltages based on distance
US7750430B2 (en) 2007-10-31 2010-07-06 Hynix Semiconductor Inc. Semiconductor device and method for fabricating the same
JP4709868B2 (ja) * 2008-03-17 2011-06-29 株式会社東芝 半導体記憶装置
JP5085446B2 (ja) 2008-07-14 2012-11-28 株式会社東芝 三次元メモリデバイス
JP5322533B2 (ja) 2008-08-13 2013-10-23 株式会社東芝 不揮発性半導体記憶装置、及びその製造方法
US20180122686A1 (en) * 2009-04-14 2018-05-03 Monolithic 3D Inc. 3d semiconductor device and structure
JP5180913B2 (ja) * 2009-06-02 2013-04-10 シャープ株式会社 不揮発性半導体記憶装置
JP4987927B2 (ja) 2009-09-24 2012-08-01 株式会社東芝 半導体記憶装置
US8638584B2 (en) 2010-02-02 2014-01-28 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
WO2012029638A1 (fr) * 2010-09-03 2012-03-08 Semiconductor Energy Laboratory Co., Ltd. Dispositif semi-conducteur
TWI539453B (zh) * 2010-09-14 2016-06-21 半導體能源研究所股份有限公司 記憶體裝置和半導體裝置
US8699261B2 (en) 2011-08-02 2014-04-15 Panasonic Corporation Variable resistance nonvolatile memory device and driving method thereof
US8873271B2 (en) * 2011-08-14 2014-10-28 International Business Machines Corporation 3D architecture for bipolar memory using bipolar access device
US9076505B2 (en) 2011-12-09 2015-07-07 Semiconductor Energy Laboratory Co., Ltd. Memory device
US8841649B2 (en) * 2012-08-31 2014-09-23 Micron Technology, Inc. Three dimensional memory array architecture
US9025398B2 (en) 2012-10-12 2015-05-05 Micron Technology, Inc. Metallization scheme for integrated circuit
US8891280B2 (en) 2012-10-12 2014-11-18 Micron Technology, Inc. Interconnection for memory electrodes
US9190144B2 (en) 2012-10-12 2015-11-17 Micron Technology, Inc. Memory device architecture
US9224635B2 (en) * 2013-02-26 2015-12-29 Micron Technology, Inc. Connections for memory electrode lines
US9406362B2 (en) * 2013-06-17 2016-08-02 Micron Technology, Inc. Memory tile access and selection patterns
WO2015065443A1 (fr) * 2013-10-31 2015-05-07 Hewlett-Packard Development Company, L.P. Architectures de mémoire résistive tridimensionnelles
US9543515B2 (en) 2013-11-07 2017-01-10 Intel Corporation Electrode materials and interface layers to minimize chalcogenide interface resistance
WO2015090387A1 (fr) * 2013-12-18 2015-06-25 Telefonaktiebolaget L M Ericsson (Publ) Procédés, décodeur, et encodeur pour gérer des séquences vidéo
KR20170057254A (ko) * 2014-09-22 2017-05-24 소니 세미컨덕터 솔루션즈 가부시키가이샤 메모리 셀 유닛 어레이
US9748337B2 (en) 2015-03-12 2017-08-29 Kabushiki Kaisha Toshiba Semiconductor memory device
US9711224B2 (en) * 2015-03-13 2017-07-18 Micron Technology, Inc. Devices including memory arrays, row decoder circuitries and column decoder circuitries
US9589611B2 (en) * 2015-04-01 2017-03-07 Semiconductor Energy Laboratory Co., Ltd. Memory device, semiconductor device, and electronic device
US10210915B2 (en) * 2016-06-10 2019-02-19 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device including the same
AU2016412713B2 (en) 2016-06-28 2023-02-02 Schlumberger Technology B.V. Well testing systems and methods with mobile monitoring
US9792958B1 (en) * 2017-02-16 2017-10-17 Micron Technology, Inc. Active boundary quilt architecture memory
US10347333B2 (en) * 2017-02-16 2019-07-09 Micron Technology, Inc. Efficient utilization of memory die area

Also Published As

Publication number Publication date
US11170850B2 (en) 2021-11-09
US10510407B2 (en) 2019-12-17
EP3583627A1 (fr) 2019-12-25
JP2020514939A (ja) 2020-05-21
US20210183441A1 (en) 2021-06-17
US20190267083A1 (en) 2019-08-29
US20180233197A1 (en) 2018-08-16
WO2018151987A1 (fr) 2018-08-23
TW201839762A (zh) 2018-11-01
US10896725B2 (en) 2021-01-19
EP3583627A4 (fr) 2020-12-09
US20200066339A1 (en) 2020-02-27
TWI663606B (zh) 2019-06-21
US10347333B2 (en) 2019-07-09
JP6905067B2 (ja) 2021-07-21
CN110291641A (zh) 2019-09-27
JP2021122054A (ja) 2021-08-26
KR102097257B1 (ko) 2020-04-06
KR20190108174A (ko) 2019-09-23
CN110291641B (zh) 2024-01-05

Similar Documents

Publication Publication Date Title
SG11201907437UA (en) Efficient utilization of memory die area
SG11201907532VA (en) Active boundary quilt architecture memory
SG11201908050TA (en) Multiple plate line architecture for multideck memory array
SG11201811061UA (en) Writing to cross-point non-volatile memory
SG11201809795VA (en) Memory access techniques in memory devices with multiple partitions
SG11201906878SA (en) Multiple gate-induced drain leakage current generator
SG11201811095UA (en) Multi-level storage in ferroelectric memory
SG11201900816TA (en) A hybrid memory device
SG11201901450QA (en) Methods of forming semiconductor device structures including two-dimensional material structures
SG11201807962QA (en) Thermal insulation for three-dimensional memory arrays
SG11201901006RA (en) Systems and methods for enhanced organizational transparency using a credit chain
SG11201806244PA (en) System and method for reducing programming voltage stress on memory cell devices
SG11201907791WA (en) Vehicle control system
SG11201811065SA (en) Memory cell imprint avoidance
SG11201806404SA (en) Systems and methods for storing and sharing transactional data using distributed computer systems
SG11201808666PA (en) Charge extraction from ferroelectric memory cell
SG11201907679TA (en) Business verification method and apparatus
SG11201908293QA (en) Selective application of reprojection processing on layer sub-regions for optimizing late stage reprojection power
SG11201901334SA (en) Convolutional neural network-based mode selection and defect classification for image fusion
SG11201901600WA (en) Optical system for collecting distance information within a field
SG11201810128WA (en) Charge mirror-based sensing for ferroelectric memory
SG11201905932TA (en) Narrowband time-division duplex frame structure for narrowband communications
SG11201804506RA (en) Systems and methods for rendering multiple levels of detail
SG11201900375YA (en) Link error correction in memory system
SG11201805648PA (en) Crypto multiple security asset creation and redemption platform