PT78788B - Process for making a semi-conductor device and semi-conductor device and semi-conductor device obtained by said process - Google Patents

Process for making a semi-conductor device and semi-conductor device and semi-conductor device obtained by said process

Info

Publication number
PT78788B
PT78788B PT78788A PT7878884A PT78788B PT 78788 B PT78788 B PT 78788B PT 78788 A PT78788 A PT 78788A PT 7878884 A PT7878884 A PT 7878884A PT 78788 B PT78788 B PT 78788B
Authority
PT
Portugal
Prior art keywords
semi
conductor device
making
substrate
region
Prior art date
Application number
PT78788A
Other languages
English (en)
Other versions
PT78788A (en
Original Assignee
Int Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Int Standard Electric Corp filed Critical Int Standard Electric Corp
Publication of PT78788A publication Critical patent/PT78788A/pt
Publication of PT78788B publication Critical patent/PT78788B/pt

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2252Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
    • H01L21/2253Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase by ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/318Inorganic layers composed of nitrides
    • H01L21/3185Inorganic layers composed of nitrides of siliconnitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816Lateral DMOS transistors, i.e. LDMOS transistors
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/082Ion implantation FETs/COMs

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Motor And Converter Starters (AREA)
  • Element Separation (AREA)
  • Led Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Bipolar Transistors (AREA)
  • Burglar Alarm Systems (AREA)
  • Glass Compositions (AREA)
PT78788A 1983-06-27 1984-06-25 Process for making a semi-conductor device and semi-conductor device and semi-conductor device obtained by said process PT78788B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BE2/60137A BE897139A (nl) 1983-06-27 1983-06-27 Proces voor het maken van een halfgeleider-inrichting en inrichting hierdoor verkregen

Publications (2)

Publication Number Publication Date
PT78788A PT78788A (en) 1984-07-01
PT78788B true PT78788B (en) 1986-07-11

Family

ID=3865640

Family Applications (1)

Application Number Title Priority Date Filing Date
PT78788A PT78788B (en) 1983-06-27 1984-06-25 Process for making a semi-conductor device and semi-conductor device and semi-conductor device obtained by said process

Country Status (19)

Country Link
US (1) US4626293A (pt)
EP (1) EP0133204B1 (pt)
JP (1) JPH0646658B2 (pt)
KR (1) KR850000786A (pt)
AT (1) ATE29625T1 (pt)
AU (1) AU570692B2 (pt)
BE (1) BE897139A (pt)
BR (1) BR8402888A (pt)
CA (1) CA1223975A (pt)
DD (1) DD223018A5 (pt)
DE (1) DE3466132D1 (pt)
ES (1) ES8604369A1 (pt)
HU (1) HUT37690A (pt)
PH (1) PH20860A (pt)
PT (1) PT78788B (pt)
RO (1) RO91547B (pt)
TR (1) TR21961A (pt)
YU (1) YU111284A (pt)
ZA (1) ZA844513B (pt)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1987004548A1 (en) * 1986-01-22 1987-07-30 Hughes Aircraft Company Optical analog data processing systems for handling bipolar and complex data
JPH0812918B2 (ja) * 1986-03-28 1996-02-07 株式会社東芝 半導体装置の製造方法
JP2604777B2 (ja) * 1988-01-18 1997-04-30 松下電工株式会社 二重拡散型電界効果半導体装置の製法
CH677558A5 (en) * 1988-11-28 1991-05-31 Asea Brown Boveri Deep PN junction mfr. for power thyristor - has oxide layer applied to surface of substrate during diffusion process for doping material
US5668026A (en) * 1996-03-06 1997-09-16 Megamos Corporation DMOS fabrication process implemented with reduced number of masks
JP3292038B2 (ja) * 1996-05-31 2002-06-17 日産自動車株式会社 物入れ
JP3111947B2 (ja) * 1997-10-28 2000-11-27 日本電気株式会社 半導体装置、その製造方法
JP3487844B1 (ja) * 2002-06-14 2004-01-19 沖電気工業株式会社 Ldmos型半導体装置の製造方法
US8821141B2 (en) 2011-06-23 2014-09-02 Wright Flow Technologies Limited Positive displacement rotary pumps with improved cooling

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919008A (en) * 1970-12-02 1975-11-11 Hitachi Ltd Method of manufacturing MOS type semiconductor devices
US3895390A (en) * 1972-11-24 1975-07-15 Signetics Corp Metal oxide semiconductor structure and method using ion implantation
US3996655A (en) * 1973-12-14 1976-12-14 Texas Instruments Incorporated Processes of forming insulated gate field effect transistors with channel lengths of one micron in integrated circuits with component isolated and product
US3909320A (en) * 1973-12-26 1975-09-30 Signetics Corp Method for forming MOS structure using double diffusion
US4038107B1 (en) * 1975-12-03 1995-04-18 Samsung Semiconductor Tele Method for making transistor structures
JPS52143759A (en) * 1976-05-26 1977-11-30 Hitachi Ltd Impurity diffusion method for semiconductor wafers
US4179312A (en) * 1977-12-08 1979-12-18 International Business Machines Corporation Formation of epitaxial layers doped with conductivity-determining impurities by ion deposition
DE2802838A1 (de) * 1978-01-23 1979-08-16 Siemens Ag Mis-feldeffekttransistor mit kurzer kanallaenge
JPS5533037A (en) * 1978-08-28 1980-03-08 Nec Corp Manufacture of semiconductor device
US4199774A (en) * 1978-09-18 1980-04-22 The Board Of Trustees Of The Leland Stanford Junior University Monolithic semiconductor switching device
JPS5556663A (en) * 1978-10-23 1980-04-25 Nec Corp Insulating-gate type field-effect transistor
DE2947350A1 (de) * 1979-11-23 1981-05-27 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von mnos-speichertransistoren mit sehr kurzer kanallaenge in silizium-gate-technologie
US4344081A (en) * 1980-04-14 1982-08-10 Supertex, Inc. Combined DMOS and a vertical bipolar transistor device and fabrication method therefor
JPS57170570A (en) * 1981-04-15 1982-10-20 Toshiba Corp Field effect transistor
GB2100507A (en) * 1981-06-17 1982-12-22 Philips Electronic Associated Method of making a vertical igfet
JPH0635272B2 (ja) * 1988-04-04 1994-05-11 日産車体株式会社 ステアリング支持装置
GB9120299D0 (en) * 1991-09-24 1991-11-06 Latchways Ltd Load attachment system, and parts fittings therefor

Also Published As

Publication number Publication date
DD223018A5 (de) 1985-05-29
ES533752A0 (es) 1985-12-01
AU2982884A (en) 1985-01-03
ATE29625T1 (de) 1987-09-15
CA1223975A (en) 1987-07-07
US4626293A (en) 1986-12-02
YU111284A (en) 1988-02-29
RO91547A (ro) 1987-04-30
DE3466132D1 (en) 1987-10-15
HUT37690A (en) 1986-01-23
JPH0646658B2 (ja) 1994-06-15
EP0133204B1 (de) 1987-09-09
ES8604369A1 (es) 1985-12-01
ZA844513B (en) 1985-02-27
PT78788A (en) 1984-07-01
PH20860A (en) 1987-05-19
RO91547B (ro) 1987-05-01
BR8402888A (pt) 1985-05-21
TR21961A (tr) 1985-12-10
AU570692B2 (en) 1988-03-24
BE897139A (nl) 1983-12-27
EP0133204A1 (de) 1985-02-20
KR850000786A (ko) 1985-03-09
JPS6042869A (ja) 1985-03-07

Similar Documents

Publication Publication Date Title
US4623912A (en) Nitrided silicon dioxide layers for semiconductor integrated circuits
US5429964A (en) Low on-resistance power MOS technology
US4342149A (en) Method of making very short channel length MNOS and MOS devices by double implantation of one conductivity type subsequent to other type implantation
WO1981000931A1 (en) Cmos p-well selective implant method,and a device made therefrom
KR960019613A (ko) Mos 트랜지스터를 가지는 반도체장치 및 그 제조방법
GB1529023A (en) Self-aligned cmos process for bulk silicon device
GB1408180A (en) Semiconductor device manufacture
PT78788A (en) Process for making a semi-conductor device and semi-conductor device and semi-conductor device obtained by said process
US4713329A (en) Well mask for CMOS process
KR100710194B1 (ko) 고전압 반도체소자의 제조방법
JPH01232765A (ja) 絶縁ゲート電界効果トランジスタ
JPS61263274A (ja) 半導体装置の製造方法
JPH03114235A (ja) 電荷転送デバイスを含む半導体装置およびその製造方法
US5187117A (en) Single diffusion process for fabricating semiconductor devices
JP2001060634A (ja) 半導体装置およびその製造方法
JPH05275693A (ja) Mos型fetの製造方法
JPS55141751A (en) Complementary mis semiconductor device and fabricating method of the same
JPS61239669A (ja) 半導体集積回路
JPH0469433B2 (pt)
JPS57201080A (en) Semiconductor device
JPH0258368A (ja) 半導体装置の製造方法
JPS6477955A (en) Manufacture of semiconductor device
JPS60109278A (ja) 半導体装置
JPS61125165A (ja) 半導体装置の製造方法
GB1388387A (en) Manufacture of semiconductor devices