KR970018485A - 반도체 장치 - Google Patents
반도체 장치 Download PDFInfo
- Publication number
- KR970018485A KR970018485A KR1019960042467A KR19960042467A KR970018485A KR 970018485 A KR970018485 A KR 970018485A KR 1019960042467 A KR1019960042467 A KR 1019960042467A KR 19960042467 A KR19960042467 A KR 19960042467A KR 970018485 A KR970018485 A KR 970018485A
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- electrode pad
- chip
- functional
- semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Microcomputers (AREA)
- Wire Bonding (AREA)
- Dram (AREA)
Abstract
개발공정수의 증대를 초래하지 않고, 고속으로 동작함과 동시에 고기능을 가지는 에뮬레이터를 제공한다. 마이크로컴퓨터 칩(101)에는 CPU 코어(주변회로, 내장 ROM 및 내장 RAM이 형성되어 있다. 에뮬레이션 기능칩(102)에는 에뮬레이션 전체를 제어하는 에뮬레이션 제어회로가 형성되어 있다. 마이크로컴퓨터 칩(101)이 기능면에 형성된 제1 전극패드(103)와 에뮬레이션 기능칩(102)의 기능면에 형성된 제2 전극패드(104)는 접속용 범프(105)를 통햐어 전기적으로 접속되어 있고, 양자가 접속된 상태에서 마이크로컴퓨터 칩(101)과 에뮬레이션 기능칩(102)은 절연수지(106)에 의하여 모듈화되어 있다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제도1는 본 발명에 제1실시예에 의한 반도체 장치로서의 에뮬레이터의 단면도.
Claims (14)
- CPU 코어, 주변회로 및 내장 RAM을 구비하며, 에뮬레이션 기능소자를 구비하지 않는 마이크로 컴퓨터 칩으로 이루어지는 제1반도체 칩과, 상기 제1반도체 칩보다도 면적이 크며 에뮬레이션 기능소자를 구비하는 제2반도체 칩을 포함하고, 상기 제1반도체 칩의 전극패드와 상기 제2반도체 칩의 전극패드는 범프를 통하여 전기적으로 접속되는 것을 특징으로 하는 반도체 장치.
- CPU 코어, 주변회로 및 내장 RAM을 포함하는 한편, 소거형 또는 바꿔쓰기형 비휘발성 메모리를 구비하지 않는 마이크로컴퓨터 칩으로 이루어지는 제1반도체 칩과, 상기 제1반도체 칩 보다 면적이 크며 소거형 또는 바꿔쓰기형의 비휘발성 메모리를 구비하는 제2반도체 칩을 포함하며, 상기 제1반도체 칩의 전극패드와 상기 제2반도체 칩의 전극패드는 범프를 통하여 전기적으로 접속되는 것을 특징으로 하는 반도체 장치.
- 제1기능소자가 형성된 제1반도체 칩과, 제2기능소자가 형성된 제2반도체 칩을 포함하며, 상기 제1반도체 칩과 상기 제2반도체 칩은, 상기 제1 기능소자가 형성된 기능면과 상기 제2기능소자가 형성된 기능면이 서로 대향하도록 설치되며, 상기 제1반도체 칩의 제1 전극패드와 상기 제2반도체 칩의 제2전극패드는 범프를 통하여 전기적으로 접속되고, 상기 제1전극패드는 상기 제1기능소자가를 구성하는 베선층 중 최상층의 배선층과 동일한 층에서의 상기 제1기능소자가가 형성되어 있는 영역 위에 형성되는 것을 특징으로 하는 반도체 장치.
- 제3하에 있어서, 상기 제1전극패드는 상기 제1기능소자가를 구성하는 기능블록의 주변부 영역 위에 형성되며 상기 기능블록에 대하여 상기 제1반도체 칩의 외부와 신호의 입출력을 행하는 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 제1전극패드는 상기 제1기능소자가를 구성하는 기능블록의 내부영역위에 형성되며 상기 기능블록에 대하여 상기 제1반도체 칩의 외부와 신호의 입출력을 행하는 것을 특징으로 하는 반도체 장치.
- 제4항 또는 제5항에 있어서, 상기 제1반도체 칩은 마이크로 컴퓨터 칩이며, 상기 기능블록은 CPU 코어인 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 제1전극패드는 상기 제1기능소자가를 구성하는 신호 입출력 회로소자 상부에 형성되는 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 제1반도체 칩은 CPU 코어, 주변회로 및 내장 RAM을 구비하나, 에뮬레이션 기능소자는 구비하지 않는 마이클컴퓨터 칩이며, 상기 제2반도체 칩은 에뮬레이션 기능소자를 포함하는 것을 특징으로 하는 반도체 장치.
- 제3항에 있어서, 상기 제1반도체 칩은 CPU 코어, 주변회로 및 내장 RAM을 포함하나, 소거형 또는 바꿔쓰기형의 비휘발성 메모리를 포함하지 않는 마이크로컴퓨터 칩이며, 상기 제2반도체 칩은 소거형 또는 바꿔쓰기형의 비휘발성 메모리를 포함하는 것을 특징으로 하는 반도체 장치.
- 기능소자가 형성된 반도체 칩과, 상기 반도체 칩이 페이스 다운에 의하여 실장된 회로기판을 포함하며, 상기 반도체 칩의 제1 전극패드와 상기 회로기판의 제2전극패드는 범프를 통하여 전기적으로 접속되어 있고, 상기 제1전극패드는 상기 기능소자를 구성하는 배선층 중 최상층의 배선층과 동일한 층에서의 상기 기능소자가 형성되어 있는 영역의 위에 형성되는 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 제1전극패드는 상기 기능소자를 구성하는 기능블록의 주변부 영역의 우에 형성되며, 상기 기능블록에 대하여 상기 반도체 칩의 외부와 신호의 입출력을 행하는 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 제1전극패드는 상기 기능소자를 구성하는 기능블록의 내부영역의 위에 형성되며 상기 기능블록에 대하여 상기 반도체 칩의 외부와 신호의 입출력을 행하는 것을 특징으로 하는 반도체 장치.
- 제11항 또는 제12항에 있어서, 상기 반도체 칩은 마이크로컴퓨터 칩이며, 상기 기능블록은 CPU 코어인 것을 특징으로 하는 반도체 장치.
- 제10항에 있어서, 상기 제1전극패드는 상기 기능소자를 구성하는 신호 입출력 회로소자의 위에 형성되는 것을 특징으로 하는 반도체 장치.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25115295 | 1995-09-28 | ||
JP95-251152 | 1995-09-28 | ||
JP96-116138 | 1996-05-10 | ||
JP8116138A JPH09152979A (ja) | 1995-09-28 | 1996-05-10 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970018485A true KR970018485A (ko) | 1997-04-30 |
Family
ID=26454509
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960042467A KR970018485A (ko) | 1995-09-28 | 1996-09-25 | 반도체 장치 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5805865A (ko) |
EP (1) | EP0766311A3 (ko) |
JP (1) | JPH09152979A (ko) |
KR (1) | KR970018485A (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100837554B1 (ko) * | 2006-09-28 | 2008-06-12 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5915167A (en) * | 1997-04-04 | 1999-06-22 | Elm Technology Corporation | Three dimensional structure memory |
US6551857B2 (en) | 1997-04-04 | 2003-04-22 | Elm Technology Corporation | Three dimensional structure integrated circuits |
EP0935195A2 (en) | 1998-02-06 | 1999-08-11 | Analog Devices, Inc. | "An integrated circuit with a high resolution analog-to-digital converter, a microcontroller and high density memory and an emulator for an integrated circuit |
US6385689B1 (en) | 1998-02-06 | 2002-05-07 | Analog Devices, Inc. | Memory and a data processor including a memory |
US6289300B1 (en) * | 1998-02-06 | 2001-09-11 | Analog Devices, Inc. | Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit |
US6701395B1 (en) | 1998-02-06 | 2004-03-02 | Analog Devices, Inc. | Analog-to-digital converter that preseeds memory with channel identifier data and makes conversions at fixed rate with direct memory access |
JP2000022074A (ja) * | 1998-07-03 | 2000-01-21 | Rohm Co Ltd | 半導体装置 |
US6668242B1 (en) * | 1998-09-25 | 2003-12-23 | Infineon Technologies North America Corp. | Emulator chip package that plugs directly into the target system |
EP1065718A1 (en) * | 1999-06-17 | 2001-01-03 | Ming-Tung Shen | Semiconductor chip module and method for manufacturing the same |
JP3737333B2 (ja) | 2000-03-17 | 2006-01-18 | 沖電気工業株式会社 | 半導体装置 |
DE10030994A1 (de) * | 2000-06-30 | 2002-01-17 | Infineon Technologies Ag | Halbleiter-Chip |
JP2003099414A (ja) * | 2001-09-21 | 2003-04-04 | Mitsubishi Electric Corp | 半導体集積回路 |
JP2004102331A (ja) | 2002-09-04 | 2004-04-02 | Renesas Technology Corp | 半導体装置 |
JP3918818B2 (ja) * | 2004-02-16 | 2007-05-23 | ソニー株式会社 | 半導体装置 |
JP4274013B2 (ja) * | 2004-03-18 | 2009-06-03 | セイコーエプソン株式会社 | 基板接合体の製造方法、基板接合体 |
JP2006134107A (ja) * | 2004-11-05 | 2006-05-25 | Nec Electronics Corp | マイクロコンピュータチップ及びエミュレータ |
JP2008033724A (ja) * | 2006-07-31 | 2008-02-14 | Mitsumi Electric Co Ltd | シングル・チップ半導体集積回路装置の製造方法、プログラムデバッグ方法、マイクロコントローラの製造方法 |
JP5110247B2 (ja) | 2006-07-31 | 2012-12-26 | ミツミ電機株式会社 | 半導体集積回路装置 |
JP5080762B2 (ja) | 2006-07-31 | 2012-11-21 | ミツミ電機株式会社 | 半導体集積回路装置 |
US7827336B2 (en) * | 2008-11-10 | 2010-11-02 | Freescale Semiconductor, Inc. | Technique for interconnecting integrated circuits |
US20100117242A1 (en) * | 2008-11-10 | 2010-05-13 | Miller Gary L | Technique for packaging multiple integrated circuits |
TWI384603B (zh) * | 2009-02-17 | 2013-02-01 | Advanced Semiconductor Eng | 基板結構及應用其之封裝結構 |
US8619432B2 (en) | 2010-09-30 | 2013-12-31 | International Business Machines Corporation | Implementing high-speed signaling via dedicated printed circuit-board media |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4527234A (en) * | 1982-08-02 | 1985-07-02 | Texas Instruments Incorporated | Emulator device including a semiconductor substrate having the emulated device embodied in the same semiconductor substrate |
US4783690A (en) * | 1983-09-06 | 1988-11-08 | General Electric Company | Power semiconductor device with main current section and emulation current section |
JPS629642A (ja) * | 1985-07-05 | 1987-01-17 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US4811082A (en) * | 1986-11-12 | 1989-03-07 | International Business Machines Corporation | High performance integrated circuit packaging structure |
JPH025455A (ja) * | 1988-06-24 | 1990-01-10 | Hitachi Ltd | チップオンチップの半導体装置 |
US4901259A (en) * | 1988-08-15 | 1990-02-13 | Lsi Logic Corporation | Asic emulator |
EP0486829B1 (en) * | 1990-10-22 | 1997-04-23 | Seiko Epson Corporation | Semiconductor device and semiconductor device packaging system |
JP3173055B2 (ja) * | 1991-09-05 | 2001-06-04 | 日本電気株式会社 | インサーキットエミュレータ |
JPH07146803A (ja) * | 1993-11-25 | 1995-06-06 | Matsushita Electric Works Ltd | 表面実装型の集積回路へのエミュレータの接続装置 |
US5604888A (en) * | 1994-04-07 | 1997-02-18 | Zycad Corporation | Emulation system employing motherboard and flexible daughterboards |
US5546562A (en) * | 1995-02-28 | 1996-08-13 | Patel; Chandresh | Method and apparatus to emulate VLSI circuits within a logic simulator |
-
1996
- 1996-05-10 JP JP8116138A patent/JPH09152979A/ja active Pending
- 1996-09-25 KR KR1019960042467A patent/KR970018485A/ko not_active Application Discontinuation
- 1996-09-26 EP EP96115479A patent/EP0766311A3/en not_active Withdrawn
- 1996-09-26 US US08/721,390 patent/US5805865A/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100837554B1 (ko) * | 2006-09-28 | 2008-06-12 | 동부일렉트로닉스 주식회사 | 반도체 소자 및 그 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
EP0766311A2 (en) | 1997-04-02 |
US5805865A (en) | 1998-09-08 |
JPH09152979A (ja) | 1997-06-10 |
EP0766311A3 (en) | 1998-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970018485A (ko) | 반도체 장치 | |
KR960026505A (ko) | 반도체 장치 및 그 제조방법 | |
TW371358B (en) | Semiconductor device | |
KR970030750A (ko) | 반도체장치 및 그것을 사용한 전자장치 | |
KR910019209A (ko) | 반도체 집적회로 장치 | |
KR920010872A (ko) | 멀티칩 모듈 | |
KR860007743A (ko) | 1칩(on eohip)마이크로 컴퓨터의 제조방법 | |
KR860001378A (ko) | 모놀리딕 세미-커스텀 lsi | |
JP2560805B2 (ja) | 半導体装置 | |
US6420781B1 (en) | Method for producing emulation circuit configuration, and configuration with two integrated circuits | |
KR900001005A (ko) | 마스터 슬라이스(Master slice)방법을 사용하여 반도체 집적회로를 형성하는 방법 | |
KR970072293A (ko) | 반도체 집적회로 및 시스템 | |
US20010052635A1 (en) | Semiconductor integrated circuit device | |
KR970007081Y1 (ko) | 반도체 기억장치 | |
JPH06177322A (ja) | メモリ素子 | |
KR900001020A (ko) | 반도체 집적회로 장치 | |
KR970053660A (ko) | 솔더 레지스트에 개방부가 형성되어 있는 반도체 칩 패키지 | |
JPH0349255A (ja) | 半導体集積回路の封止方式 | |
JPS6180846A (ja) | 半導体装置 | |
KR920010863A (ko) | 반도체장치 | |
JPH06350025A (ja) | 半導体装置 | |
JPS6413768A (en) | Semiconductor device | |
KR200205137Y1 (ko) | 반도체 칩 | |
JPH0514428B2 (ko) | ||
JPH01316948A (ja) | 半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |