KR950002948B1 - 반도체 장치의 금속층간 절연막 형성방법 - Google Patents

반도체 장치의 금속층간 절연막 형성방법 Download PDF

Info

Publication number
KR950002948B1
KR950002948B1 KR1019910017740A KR910017740A KR950002948B1 KR 950002948 B1 KR950002948 B1 KR 950002948B1 KR 1019910017740 A KR1019910017740 A KR 1019910017740A KR 910017740 A KR910017740 A KR 910017740A KR 950002948 B1 KR950002948 B1 KR 950002948B1
Authority
KR
South Korea
Prior art keywords
insulating film
forming
material layer
layer
teos
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019910017740A
Other languages
English (en)
Korean (ko)
Inventor
김창규
최지현
Original Assignee
삼성전자 주식회사
김광호
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사, 김광호 filed Critical 삼성전자 주식회사
Priority to KR1019910017740A priority Critical patent/KR950002948B1/ko
Priority to TW081107794A priority patent/TW278216B/zh
Priority to US07/956,853 priority patent/US5352630A/en
Priority to EP92309176A priority patent/EP0537001B1/en
Priority to DE69220644T priority patent/DE69220644T2/de
Priority to JP4271888A priority patent/JPH0777219B2/ja
Application granted granted Critical
Publication of KR950002948B1 publication Critical patent/KR950002948B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02304—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment formation of intermediate layers, e.g. buffer layers, layers to improve adhesion, lattice match or diffusion barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76832—Multiple layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
KR1019910017740A 1991-10-10 1991-10-10 반도체 장치의 금속층간 절연막 형성방법 Expired - Lifetime KR950002948B1 (ko)

Priority Applications (6)

Application Number Priority Date Filing Date Title
KR1019910017740A KR950002948B1 (ko) 1991-10-10 1991-10-10 반도체 장치의 금속층간 절연막 형성방법
TW081107794A TW278216B (enExample) 1991-10-10 1992-10-01
US07/956,853 US5352630A (en) 1991-10-10 1992-10-02 Method for forming inter-metal dielectrics in a semiconductor device
EP92309176A EP0537001B1 (en) 1991-10-10 1992-10-08 Forming dielectrics in semiconductor devices
DE69220644T DE69220644T2 (de) 1991-10-10 1992-10-08 Herstellung von Dielektrika in Halbleitervorrichtungen
JP4271888A JPH0777219B2 (ja) 1991-10-10 1992-10-09 半導体装置における金属層間絶縁膜の形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910017740A KR950002948B1 (ko) 1991-10-10 1991-10-10 반도체 장치의 금속층간 절연막 형성방법

Publications (1)

Publication Number Publication Date
KR950002948B1 true KR950002948B1 (ko) 1995-03-28

Family

ID=19321006

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910017740A Expired - Lifetime KR950002948B1 (ko) 1991-10-10 1991-10-10 반도체 장치의 금속층간 절연막 형성방법

Country Status (6)

Country Link
US (1) US5352630A (enExample)
EP (1) EP0537001B1 (enExample)
JP (1) JPH0777219B2 (enExample)
KR (1) KR950002948B1 (enExample)
DE (1) DE69220644T2 (enExample)
TW (1) TW278216B (enExample)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2795029B2 (ja) * 1992-02-24 1998-09-10 日本電気株式会社 多層配線の形成方法
JP3158749B2 (ja) * 1992-12-16 2001-04-23 ヤマハ株式会社 半導体装置
JPH0770534B2 (ja) * 1993-01-11 1995-07-31 日本電気株式会社 半導体装置の製造方法
JP2629579B2 (ja) * 1993-10-14 1997-07-09 日本電気株式会社 半導体装置の製造方法及び製造装置
JPH088209A (ja) * 1994-01-10 1996-01-12 Cypress Semiconductor Corp 半導体装置の製造のための除去されるポストの処理方法
US5488015A (en) * 1994-05-20 1996-01-30 Texas Instruments Incorporated Method of making an interconnect structure with an integrated low density dielectric
EP0689246B1 (en) * 1994-05-27 2003-08-27 Texas Instruments Incorporated Improvements in or relating to semiconductor devices
US5461003A (en) * 1994-05-27 1995-10-24 Texas Instruments Incorporated Multilevel interconnect structure with air gaps formed between metal leads
JPH0855913A (ja) * 1994-06-07 1996-02-27 Texas Instr Inc <Ti> サブミクロン相互接続の選択的空隙充填方法
JP3015717B2 (ja) * 1994-09-14 2000-03-06 三洋電機株式会社 半導体装置の製造方法および半導体装置
US5482900A (en) * 1994-09-16 1996-01-09 United Microelectronics Corporation Method for forming a metallurgy system having a dielectric layer that is planar and void free
US5652084A (en) * 1994-12-22 1997-07-29 Cypress Semiconductor Corporation Method for reduced pitch lithography
US5496776A (en) * 1995-04-27 1996-03-05 United Microelectronics Corporation Spin-on-glass planarization process with ion implantation
US5489553A (en) * 1995-05-25 1996-02-06 Industrial Technology Research Institute HF vapor surface treatment for the 03 teos gap filling deposition
KR0179838B1 (ko) * 1995-09-02 1999-04-15 문정환 반도체 소자의 절연막 구조 및 절연막 평탄화 방법
US20010048147A1 (en) * 1995-09-14 2001-12-06 Hideki Mizuhara Semiconductor devices passivation film
US6268657B1 (en) 1995-09-14 2001-07-31 Sanyo Electric Co., Ltd. Semiconductor devices and an insulating layer with an impurity
US5599740A (en) * 1995-11-16 1997-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Deposit-etch-deposit ozone/teos insulator layer method
US6825132B1 (en) 1996-02-29 2004-11-30 Sanyo Electric Co., Ltd. Manufacturing method of semiconductor device including an insulation film on a conductive layer
US5817571A (en) * 1996-06-10 1998-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Multilayer interlevel dielectrics using phosphorus-doped glass
US5792705A (en) * 1996-06-28 1998-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Optimized planarization process for SOG filled vias
DE19629766C2 (de) 1996-07-23 2002-06-27 Infineon Technologies Ag Herstellverfahren von Shallow-Trench-Isolationsbereiche in einem Substrat
DE19631743C2 (de) * 1996-08-06 2002-05-29 Infineon Technologies Ag Herstellverfahren für eine als Intermetalldielektrikum fungierende Isolatorschicht
KR100383498B1 (ko) 1996-08-30 2003-08-19 산요 덴키 가부시키가이샤 반도체 장치 제조방법
US6288438B1 (en) 1996-09-06 2001-09-11 Sanyo Electric Co., Ltd. Semiconductor device including insulation film and fabrication method thereof
US5888897A (en) * 1996-10-31 1999-03-30 Intel Corporation Process for forming an integrated structure comprising a self-aligned via/contact and interconnect
JP3015767B2 (ja) * 1996-12-25 2000-03-06 三洋電機株式会社 半導体装置の製造方法及び半導体装置
JP2975934B2 (ja) 1997-09-26 1999-11-10 三洋電機株式会社 半導体装置の製造方法及び半導体装置
US6690084B1 (en) 1997-09-26 2004-02-10 Sanyo Electric Co., Ltd. Semiconductor device including insulation film and fabrication method thereof
US6794283B2 (en) 1998-05-29 2004-09-21 Sanyo Electric Co., Ltd. Semiconductor device and fabrication method thereof
US6071826A (en) * 1999-02-12 2000-06-06 Taiwan Semiconductor Manufacturing Company Method of manufacturing CMOS image sensor leakage free with double layer spacer
US6306561B1 (en) * 1999-03-04 2001-10-23 National Semiconductor Corporation Double metal pixel array for light valve utilizing lateral sublithographic spacer isolation
US6303273B1 (en) 1999-03-04 2001-10-16 National Semiconductor Corporation Single metal pixel array for light valve utilizing lateral sublithographic spacer isolation
DE19944740C2 (de) * 1999-09-17 2001-10-25 Infineon Technologies Ag Abscheidung verschiedener Untergrundschichten für selektives Schichtwachstum in der Halbleiterfertigung
JP3479010B2 (ja) * 1999-11-04 2003-12-15 Ｎｅｃエレクトロニクス株式会社 不揮発性半導体記憶装置の製造方法
KR100358069B1 (ko) * 1999-12-27 2002-10-25 주식회사 하이닉스반도체 반도체 소자의 캐패시터 제조방법
US6287952B1 (en) 1999-12-28 2001-09-11 Agere Systems Guardian Corp. Method of etching self-aligned vias to metal using a silicon nitride spacer
US6511923B1 (en) * 2000-05-19 2003-01-28 Applied Materials, Inc. Deposition of stable dielectric films
US6917110B2 (en) * 2001-12-07 2005-07-12 Sanyo Electric Co., Ltd. Semiconductor device comprising an interconnect structure with a modified low dielectric insulation layer
KR100935251B1 (ko) * 2003-07-11 2010-01-06 매그나칩 반도체 유한회사 반도체 소자의 나노 스페이스 제조 방법
US8029309B2 (en) 2006-10-03 2011-10-04 Htc Corporation Electronic devices with sliding and tilting mechanisms, and associated methods
KR102304724B1 (ko) * 2014-12-19 2021-09-27 삼성디스플레이 주식회사 박막트랜지스터 기판, 이를 포함하는 디스플레이 장치, 박막트랜지스터 기판 제조방법 및 이를 이용한 디스플레이 장치 제조방법

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4374011A (en) * 1981-05-08 1983-02-15 Fairchild Camera & Instrument Corp. Process for fabricating non-encroaching planar insulating regions in integrated circuit structures
US4474831A (en) * 1982-08-27 1984-10-02 Varian Associates, Inc. Method for reflow of phosphosilicate glass
US4535528A (en) * 1983-12-02 1985-08-20 Hewlett-Packard Company Method for improving reflow of phosphosilicate glass by arsenic implantation
US4839311A (en) * 1987-08-14 1989-06-13 National Semiconductor Corporation Etch back detection
GB2220298A (en) * 1988-06-29 1990-01-04 Philips Nv A method of manufacturing a semiconductor device
US4986878A (en) * 1988-07-19 1991-01-22 Cypress Semiconductor Corp. Process for improved planarization of the passivation layers for semiconductor devices
IT1227989B (it) * 1988-12-05 1991-05-20 Sgs Thomson Microelectronics Matrice di celle di memoria eprom con struttura a tovaglia con migliorato rapporto capacitivo e processo per la sua fabbricazione
US5013691A (en) * 1989-07-31 1991-05-07 At&T Bell Laboratories Anisotropic deposition of silicon dioxide
JPH0680657B2 (ja) * 1989-12-27 1994-10-12 株式会社半導体プロセス研究所 半導体装置の製造方法

Also Published As

Publication number Publication date
US5352630A (en) 1994-10-04
DE69220644D1 (de) 1997-08-07
EP0537001B1 (en) 1997-07-02
JPH05206128A (ja) 1993-08-13
EP0537001A1 (en) 1993-04-14
JPH0777219B2 (ja) 1995-08-16
DE69220644T2 (de) 1998-01-15
TW278216B (enExample) 1996-06-11

Similar Documents

Publication Publication Date Title
KR950002948B1 (ko) 반도체 장치의 금속층간 절연막 형성방법
KR0160338B1 (ko) 반도체 장치의 제조 방법
US4894351A (en) Method for making a silicon IC with planar double layer metal conductors system
US6319809B1 (en) Method to reduce via poison in low-k Cu dual damascene by UV-treatment
US6114186A (en) Hydrogen silsesquioxane thin films for low capacitance structures in integrated circuits
JPH10189716A (ja) 半導体装置およびその製造方法
TW200409172A (en) Manufacturing method for semiconductor device and the semiconductor device
KR20010019643A (ko) 저유전율 절연막을 갖는 다층 금속배선의 형성방법
JP3713869B2 (ja) 半導体装置の製造方法
JP3575448B2 (ja) 半導体装置
JP2003303880A (ja) 積層層間絶縁膜構造を利用した配線構造およびその製造方法
US6358845B1 (en) Method for forming inter metal dielectric
JPH1041385A (ja) 半導体装置及びその製造方法
JP3052892B2 (ja) 半導体集積回路装置の製造方法
KR100241516B1 (ko) 반도체 소자의 층간 절연막 형성방법
KR100226250B1 (ko) 반도체 소자의 금속 배선 형성방법
KR100333364B1 (ko) 반도체소자의평탄화방법
KR940003559B1 (ko) 반도체 장치의 층간절연층 형성방법
KR0167282B1 (ko) 반도체 장치의 다층배선 형성방법
KR0168164B1 (ko) 반도체 소자의 제조방법
KR100277867B1 (ko) 반도체소자의배선형성방법
KR100604412B1 (ko) 반도체 제조 공정의 평탄화 방법
JP2000031278A (ja) 半導体装置の製造方法
KR100427539B1 (ko) 반도체소자의다중금속층형성방법
JP2006093590A (ja) 半導体装置の製造方法及びマスク材

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19911010

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19911010

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19940916

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19950303

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19950621

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19950715

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19950715

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19971230

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19990220

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20000215

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20010215

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20020207

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20030207

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20040206

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20050202

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20060207

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20070228

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20080303

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20090309

Start annual number: 15

End annual number: 15

PR1001 Payment of annual fee

Payment date: 20100315

Start annual number: 16

End annual number: 16

FPAY Annual fee payment

Payment date: 20110302

Year of fee payment: 17

PR1001 Payment of annual fee

Payment date: 20110302

Start annual number: 17

End annual number: 17

EXPY Expiration of term
PC1801 Expiration of term