KR940020192A - 다중 전력 공급원 분리기능을 갖는 완전 스윙 전력 강하 버퍼회로 - Google Patents

다중 전력 공급원 분리기능을 갖는 완전 스윙 전력 강하 버퍼회로 Download PDF

Info

Publication number
KR940020192A
KR940020192A KR1019940002320A KR19940002320A KR940020192A KR 940020192 A KR940020192 A KR 940020192A KR 1019940002320 A KR1019940002320 A KR 1019940002320A KR 19940002320 A KR19940002320 A KR 19940002320A KR 940020192 A KR940020192 A KR 940020192A
Authority
KR
South Korea
Prior art keywords
well
output
power rail
vcc
transistor
Prior art date
Application number
KR1019940002320A
Other languages
English (en)
Other versions
KR100298927B1 (ko
Inventor
에이치. 라르손 데이비드
비. 부머 제임스
Original Assignee
낸시 루크 루저스
내쇼날 세미컨덕터 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 낸시 루크 루저스, 내쇼날 세미컨덕터 코포레이션 filed Critical 낸시 루크 루저스
Publication of KR940020192A publication Critical patent/KR940020192A/ko
Application granted granted Critical
Publication of KR100298927B1 publication Critical patent/KR100298927B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0218—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of field effect structures
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

완전 스윙 CMOS 출력 버퍼회로(20, 30, 40, 50)는 3.3V 표준 및 5V 표준 서브회로와 같은 양립가능하지 않은 전력공급원 회로를 분리시키고, 공통 외부버스와 침묵 또는 전력강하 버퍼회로의 전력공급원 레일을 분리시킨다. 풀업출력 트랜지스터(PMOSI)는 P형 캐리어 반도체 재료의 기판(PSUB)내에 형성된 N형 캐리어 반도체 재료의 웰(N웰)내에 제조된다. P채널 N웰 분리스위치 트랜지스터(PW1)는 상기 월(N웰) 및 고전위 전력 레일(VCC)사이에 연결된 주전류 경로 및 거의 동상으로 동작하도록 풀업 출력 트랜지스터(PMOS1)의 제어 게이트 노드에 연결된 게이트 노드를 갖는다. N웰 분리 스위치 트랜지스터(PW1)는 고전위 전력 레일(VCC)과 풀업출력 트랜지스터(PMOS1) 웰(N웰)을 분리시킨다. N채널 제어노드 분리 트랜지스터(N1)는 전력 강하시 출력 트랜지스터(PMDS1, NMOS1)의 제어 노드를 서로 분리시키도록 고전위 전력 레일(VCC)에 연결된 제어 노드를 지닌다. P채널 피드백 턴오프 트랜지스터(PPI)는 출력(VOUT)에 발생되는 보다 높은 전위 레벨 신호에 응답하여 출력 트랜지스터(PMOs1, NMOS1)를 턴오프시키도록 고전위 전력 제일(VCC)에 연결된 제어 노드를 지닌다. 지연 방전 회로(DDC)는 전력 강하시 고전위 전력레일(VCC)로부터 과도전하를 방전시킨다.

Description

다중 전력 공급원 분리기능을 갖는 완전 스윙 전력 강하 버퍼회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 신규한 구성요소(PW1, PP1, N1, SD2)를 합체하는 본 발명에 따른 신규한 출력 버퍼회로에 대한 개략적인 회로 다이어그램.

Claims (1)

  1. 고 및 저전위 레벨의 출력 신호를 공급하는 출력(VOUT) 및 상기 출력(VOUT)및 정반대인 고(VCC) 및 저(GND) 전위 전력 레일의 선택된 전력 레일(VCC)사이에 연결된 주전류 경로를 갖는 선택된 출력 트랜지스터(PMOS1)를 구비하는 버퍼회로(20, 30, 40, 50)로서, 상기 선택된 출력 트랜지스터(PMOS1)는 상기 선택된 출력 트랜지스터 주전류 경로의 도통상태를 제어하도록 상기 버퍼회로내에 연결된 제어 노드를 지니며, 제2형태의 캐리어 반도체 재료의 기판(PSUB) 내에 형성된 제1형태의 캐리어 반도체 재료의 웰(N웰)내에 제조되고, 상기 웰은 선택된 전력 레일(VCC)에 연결되어 있으며 상기 기판(PSUB)은 정반대 전력레일(GND)에 연결되어 있는 것을 특징으로 하는 버퍼회로에 있어서, 상기 선택된 전력 레일(VCC) 및 상기 출력 트랜지스터(PMOS1)의 웰(N웰) 사이에 연결된 주전류 경로를 갖는 웰 분리 스위치 트랜지스터(PW1)로서, 상기 선택된 출력 트랜지스터(PMOS1)의 제어 노드에 연결된 제어 노드를 지녀서 상기 선택된 출력트랜지스터(PMOS1)와 거의 동상으로 웰 분리 스위치 트랜지스터(PW1)의 도통상태를 제어함으로써 상기 출력 트랜지스터(PMOS1)가 도통상태에 있지 않을 경우 상기 선택된 전력 레일(VCC)과 상기 출력 트랜지스터(PMOS1) 웰(N웰)을 분리시키는 것을 특징으로 하는 웰 분리 스위치 트랜지스터(PW1)를 포함하는 개선된 버퍼회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940002320A 1993-02-10 1994-02-08 다중 전원 분리를 지니는 풀 스윙 파워 다운 버퍼 회로 KR100298927B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US93-08/016,009 1993-02-10
US08/016,009 US5338978A (en) 1993-02-10 1993-02-10 Full swing power down buffer circuit with multiple power supply isolation
US93-08/106,009 1993-02-10

Publications (2)

Publication Number Publication Date
KR940020192A true KR940020192A (ko) 1994-09-15
KR100298927B1 KR100298927B1 (ko) 2001-10-22

Family

ID=21774859

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940002320A KR100298927B1 (ko) 1993-02-10 1994-02-08 다중 전원 분리를 지니는 풀 스윙 파워 다운 버퍼 회로

Country Status (4)

Country Link
US (1) US5338978A (ko)
JP (1) JP3109641B2 (ko)
KR (1) KR100298927B1 (ko)
DE (1) DE4404132C2 (ko)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0588630U (ja) * 1992-04-28 1993-12-03 トリニティ工業株式会社 オートクレーブ
JP3160449B2 (ja) * 1993-12-02 2001-04-25 株式会社東芝 トランジスタ回路
US5420533A (en) * 1993-12-28 1995-05-30 Goldstar Electron Co., Ltd. Pull-down circuit for wide voltage operation
US5546021A (en) * 1994-02-14 1996-08-13 Motorola, Inc. 3-state bicmos output buffer having power down capability
JP3311133B2 (ja) * 1994-02-16 2002-08-05 株式会社東芝 出力回路
US5498989A (en) * 1994-04-19 1996-03-12 Xilinx, Inc. Integrated circuit one shot with extended length output pulse
US5748035A (en) * 1994-05-27 1998-05-05 Arithmos, Inc. Channel coupled feedback circuits
JP2922424B2 (ja) * 1994-07-13 1999-07-26 松下電器産業株式会社 出力回路
US5467031A (en) * 1994-09-22 1995-11-14 Lsi Logic Corporation 3.3 volt CMOS tri-state driver circuit capable of driving common 5 volt line
US5570043A (en) * 1995-01-31 1996-10-29 Cypress Semiconductor Corporation Overvoltage tolerant intergrated circuit output buffer
US5966026A (en) * 1995-02-14 1999-10-12 Advanced Micro Devices, Inc. Output buffer with improved tolerance to overvoltage
US5576635A (en) * 1995-02-14 1996-11-19 Advanced Micro Devices, Inc. Output buffer with improved tolerance to overvoltage
US5517153A (en) * 1995-06-07 1996-05-14 Sgs-Thomson Microelectronics, Inc. Power supply isolation and switching circuit
US5534789A (en) * 1995-08-07 1996-07-09 Etron Technology, Inc. Mixed mode output buffer circuit for CMOSIC
JP2829264B2 (ja) * 1995-11-27 1998-11-25 株式会社東芝 文書レイアウト方法
EP0782269B1 (en) * 1995-12-26 2002-06-05 Kabushiki Kaisha Toshiba Semiconductor integrated circuit
DE19602456C1 (de) * 1996-01-24 1997-04-10 Texas Instruments Deutschland BiCMOS/CMOS-Schaltung
US5646550A (en) * 1996-02-22 1997-07-08 Motorola, Inc. High reliability output buffer for multiple voltage system
US5736869A (en) * 1996-05-16 1998-04-07 Lsi Logic Corporation Output driver with level shifting and voltage protection
US5844425A (en) * 1996-07-19 1998-12-01 Quality Semiconductor, Inc. CMOS tristate output buffer with having overvoltage protection and increased stability against bus voltage variations
KR100225954B1 (ko) * 1996-12-31 1999-10-15 김영환 전력 절감용 반도체 메모리 소자
US5933025A (en) * 1997-01-15 1999-08-03 Xilinx, Inc. Low voltage interface circuit with a high voltage tolerance
DE19814675A1 (de) * 1997-04-03 1998-10-08 Fuji Electric Co Ltd Ausgabeschaltung für einen Leistungs-IC mit hoher Durchbruchsspannung
DE19715455C2 (de) * 1997-04-09 2002-11-14 X Fab Semiconductor Foundries Schaltungsanordnung für differentiellen Treiber
US5963057A (en) * 1997-08-05 1999-10-05 Lsi Logic Corporation Chip level bias for buffers driving voltages greater than transistor tolerance
US5966030A (en) * 1997-08-05 1999-10-12 Lsi Logic Corporation Output buffer with regulated voltage biasing for driving voltages greater than transistor tolerance
US6028449A (en) * 1997-08-05 2000-02-22 Lsi Logic Corporation Integrated circuit I/O buffer having pull-up to voltages greater than transistor tolerance
US5900750A (en) * 1997-08-15 1999-05-04 Lsi Logic Corporation 5V output driver on 2.5V technology
US6005413A (en) * 1997-09-09 1999-12-21 Lsi Logic Corporation 5V tolerant PCI I/O buffer on 2.5V technology
US6087852A (en) * 1997-12-19 2000-07-11 Texas Instruments Incorporated Multiplexing a single output node with multiple output circuits with varying output voltages
US6150843A (en) * 1998-01-29 2000-11-21 Vlsi Technology, Inc. Five volt tolerant I/O buffer
US6094089A (en) * 1998-03-06 2000-07-25 Hewlett-Packard Company Current limiting receiver with impedance/load matching for a powered down receiver chip
US6118303A (en) * 1998-04-17 2000-09-12 Lsi Logic Corporation Integrated circuit I/O buffer having pass gate protection with RC delay
JP3123507B2 (ja) 1998-05-06 2001-01-15 日本電気株式会社 バス回路
US6204721B1 (en) * 1998-05-20 2001-03-20 Programmable Microelectronics Corp. Method and apparatus for switching a well potential in response to an output voltage
US6130556A (en) * 1998-06-16 2000-10-10 Lsi Logic Corporation Integrated circuit I/O buffer with 5V well and passive gate voltage
DE19836361C1 (de) * 1998-08-11 2000-03-30 Siemens Ag Verfahren zur Leckstromprüfung einer Kontaktierungsstelle einer integrierten Schaltung
US6040712A (en) * 1998-11-30 2000-03-21 Altera Corporation Apparatus and method for protecting a circuit during a hot socket condition
CN1173405C (zh) * 1999-05-06 2004-10-27 松下电器产业株式会社 互补型金属氧化物半导体的半导体集成电路
US6150845A (en) * 1999-06-01 2000-11-21 Fairchild Semiconductor Corp. Bus hold circuit with overvoltage tolerance
US6181193B1 (en) 1999-10-08 2001-01-30 International Business Machines Corporation Using thick-oxide CMOS devices to interface high voltage integrated circuits
US6362665B1 (en) * 1999-11-19 2002-03-26 Intersil Americas Inc. Backwards drivable MOS output driver
US6300800B1 (en) 1999-11-24 2001-10-09 Lsi Logic Corporation Integrated circuit I/O buffer with series P-channel and floating well
DE10031837C1 (de) * 2000-06-30 2001-06-13 Texas Instruments Deutschland CMOS-Bustreiberschaltung
US6480029B2 (en) * 2000-07-12 2002-11-12 Texas Instruments Incorporated Three-volt TIA/EIA-485 driver circuit
US6580291B1 (en) 2000-12-18 2003-06-17 Cypress Semiconductor Corp. High voltage output buffer using low voltage transistors
EP1217744B1 (en) * 2000-12-21 2004-03-24 STMicroelectronics S.r.l. An output buffer with constant switching current
US6909659B2 (en) * 2001-08-30 2005-06-21 Micron Technology, Inc. Zero power chip standby mode
US6552597B1 (en) * 2001-11-02 2003-04-22 Power Integrations, Inc. Integrated circuit with closely coupled high voltage output and offline transistor pair
KR100465599B1 (ko) 2001-12-07 2005-01-13 주식회사 하이닉스반도체 데이타 출력 버퍼
US8018268B1 (en) 2004-11-19 2011-09-13 Cypress Semiconductor Corporation Over-voltage tolerant input circuit
JP4568096B2 (ja) * 2004-11-25 2010-10-27 Ｏｋｉセミコンダクタ株式会社 入出力回路
KR100691349B1 (ko) * 2005-07-20 2007-03-12 삼성전자주식회사 멀티 파워 시스템에 사용되는 차동 회로, 출력 버퍼 회로및 반도체 집적 회로
US7088131B1 (en) 2005-07-29 2006-08-08 International Business Machines Corporation System and method for power gating
JP4823024B2 (ja) * 2006-11-09 2011-11-24 株式会社東芝 レベル変換回路
JP5290015B2 (ja) * 2009-03-25 2013-09-18 ルネサスエレクトロニクス株式会社 バッファ回路
CN111313878B (zh) * 2019-10-28 2023-05-16 圣邦微电子（北京）股份有限公司 一种模拟开关电路

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59153331A (ja) * 1983-02-21 1984-09-01 Toshiba Corp 半導体装置
JPS61164249A (ja) * 1985-01-16 1986-07-24 Fujitsu Ltd 半導体装置
US4670668A (en) * 1985-05-09 1987-06-02 Advanced Micro Devices, Inc. Substrate bias generator with power supply control means to sequence application of bias and power to prevent CMOS SCR latch-up
US4670861A (en) * 1985-06-21 1987-06-02 Advanced Micro Devices, Inc. CMOS N-well bias generator and gating system
US4906056A (en) * 1987-04-14 1990-03-06 Mitsubishi Denki Kabushiki Kaisha High speed booster circuit
US5060044A (en) * 1987-05-28 1991-10-22 Texas Instruments Incorporated Integrated bipolar-CMOS circuit isolation for providing different backgate and substrate bias
US4961010A (en) * 1989-05-19 1990-10-02 National Semiconductor Corporation Output buffer for reducing switching induced noise
US4963766A (en) * 1989-06-28 1990-10-16 Digital Equipment Corporation Low-voltage CMOS output buffer
JPH0338917A (ja) * 1989-07-05 1991-02-20 Nec Corp インバータ回路
US5036222A (en) * 1990-02-22 1991-07-30 National Semiconductor Corporation Output buffer circuit with output voltage sensing for reducing switching induced noise
US5151619A (en) * 1990-10-11 1992-09-29 International Business Machines Corporation Cmos off chip driver circuit
US5117129A (en) * 1990-10-16 1992-05-26 International Business Machines Corporation Cmos off chip driver for fault tolerant cold sparing
KR940006998B1 (ko) * 1991-05-28 1994-08-03 삼성전자 주식회사 높은 출력 이득을 얻는 데이타 출력 드라이버
GB2258100B (en) * 1991-06-28 1995-02-15 Digital Equipment Corp Floating-well CMOS output driver
US5160855A (en) * 1991-06-28 1992-11-03 Digital Equipment Corporation Floating-well CMOS output driver
US5191244A (en) * 1991-09-16 1993-03-02 Advanced Micro Devices, Inc. N-channel pull-up transistor with reduced body effect

Also Published As

Publication number Publication date
KR100298927B1 (ko) 2001-10-22
DE4404132C2 (de) 2003-03-06
JP3109641B2 (ja) 2000-11-20
US5338978A (en) 1994-08-16
JPH077410A (ja) 1995-01-10
DE4404132A1 (de) 1994-08-11

Similar Documents

Publication Publication Date Title
KR940020192A (ko) 다중 전력 공급원 분리기능을 갖는 완전 스윙 전력 강하 버퍼회로
US6064227A (en) Output buffer circuit having low breakdown voltage
KR100294254B1 (ko) 과전압허용출력버퍼회로
US5321324A (en) Low-to-high voltage translator with latch-up immunity
US6194952B1 (en) Transmission gate circuit
US4886984A (en) Prohibition circuit upon power-on event
JP3118071B2 (ja) レベル変換回路
US7466187B2 (en) Booster circuit
KR960011964B1 (ko) 출력버퍼장치
US7236002B2 (en) Digital CMOS-input with N-channel extended drain transistor for high-voltage protection
US20030011418A1 (en) Level shifting circuit
KR940025179A (ko) 인터페이스 회로
KR100453084B1 (ko) 반도체 집적회로장치
US5113087A (en) Output circuit
US6249146B1 (en) MOS output buffer with overvoltage protection circuitry
US4638182A (en) High-level CMOS driver circuit
KR920005354B1 (ko) 출력회로
US5929679A (en) Voltage monitoring circuit capable of reducing power dissipation
US6753707B2 (en) Delay circuit and semiconductor device using the same
KR0145851B1 (ko) 반도체 메모리 장치의 전압 변환회로
US5864245A (en) Output circuit with overvoltage protection
US7218145B2 (en) Level conversion circuit
US6288603B1 (en) High-voltage bidirectional switch made using high-voltage MOS transistors
JPH025610A (ja) 出力回路
KR100302610B1 (ko) 고전압 구동 회로

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080602

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee