KR930015098A - 반도체 메모리장치의 박막트랜지스터 및 그 제조방법 - Google Patents

반도체 메모리장치의 박막트랜지스터 및 그 제조방법 Download PDF

Info

Publication number
KR930015098A
KR930015098A KR1019920006678A KR920006678A KR930015098A KR 930015098 A KR930015098 A KR 930015098A KR 1019920006678 A KR1019920006678 A KR 1019920006678A KR 920006678 A KR920006678 A KR 920006678A KR 930015098 A KR930015098 A KR 930015098A
Authority
KR
South Korea
Prior art keywords
conductive layer
contact hole
layer
thin film
film transistor
Prior art date
Application number
KR1019920006678A
Other languages
English (en)
Other versions
KR950001159B1 (ko
Inventor
김장래
김한수
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019920006678A priority Critical patent/KR950001159B1/ko
Priority to FR9207651A priority patent/FR2685818B1/fr
Priority to GB9213809A priority patent/GB2262838B/en
Priority to US07/906,369 priority patent/US5270968A/en
Priority to ITMI921603A priority patent/IT1255398B/it
Priority to DE4221420A priority patent/DE4221420A1/de
Priority to TW081105179A priority patent/TW212851B/zh
Priority to CN92105269A priority patent/CN1032286C/zh
Priority to JP4187031A priority patent/JPH0773114B2/ja
Publication of KR930015098A publication Critical patent/KR930015098A/ko
Application granted granted Critical
Publication of KR950001159B1 publication Critical patent/KR950001159B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78642Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/78654Monocrystalline silicon transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • H10B10/125Static random access memory [SRAM] devices comprising a MOSFET load element the MOSFET being a thin film transistor [TFT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Semiconductor Memories (AREA)

Abstract

내용 없음

Description

반도체 메모리장치의 박막트랜지스터 및 그 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1a도는 종래의 반도체 메모리장치의 박막트랜지스터의 평면 레이아웃도.
제1b도는 제1a도의 a-a 선에 따른 박막트랜지스터의 단면도.
제2a도는 본 발명에 의한 반도체 메모리장치의 박막트랜지스터의 평면 레이아웃도.
제2b도는 제2a도의 a-a선에 따른 박막트랜지스터의 단면도.
제3a도~제3e도는 본 발명에 의한 반도체 메모리장치의 박막트랜지스터의 제조공정을 도시한 공정순서도.

Claims (16)

  1. 반도체기판의 제1절연막상에 형성되고 제1전도형의 불순물이 도우프된 제1도전층; 상기 제1도전층을 덮는 제2절연막; 상기 제1도전층상의 제2절연막에 형성된 콘택홀; 상기 콘택홀내에 노출된 상기 제1도전층, 콘택홀 내벽 및 상기 제2절연막의 소정부위에 형성된 반도체층; 상기 반도체층을 덮는 박막의 게이트절연막; 상기 콘택홀 및 상기 콘택홀의 입구주변부상에 오버랩되도록 상기 게이트절연막상에 형성된 제2도전층; 상기 콘택홀내의 상기 제1도전층과 접촉되는 상기 반도체층내에 상기 제1도전층내의 불순물이 상방향으로 확산되어 형성된 제1불순물영역; 상기 제2절연막상에 반도체층내에 상기 제2전도형의 불순물이 도우프된 제2불순물영역; 및 상기 제1 및 제2불순물영역들 사이에 한정되고 상기 콘택홀 내측벽상의 상기 반도체층으로 제공되는 채널영역을 구비한 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터.
  2. 제1항에 있어서, 상기 박막트랜지스터의 채널영역의 사이즈가 상기 콘택홀의 넓이 및 깊이로 설정되는 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터.
  3. 제1항에 있어서, 상기 제1불순물은 p형인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터.
  4. 반도체 메모리장치의 박막트랜지스터의 제조방법에 있어서, 상기 박막트랜지스터의 제조공정이 다음 스텝들로 이루어진 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법. a. 반도체기판상의 제1절연막상에 제1전도형의 불순물이 도우프된 제1도전층의 패턴을 형성하는 공정; b. 상기 제1도전층의 패턴을 제2절연막으로 덮고 제1도전층상의 제2절연막에 콘택홀을 형성하는 공정; c. 상기 콘택홀내에 노출된 상기 제1도전층, 콘택홀 측벽 및 상기 제2절연막의 소정부위에 반도체층의 패턴을 형성하고, 이어서 상기 반도체층을 박막의 게이트절연막으로 덮는 공정; d. 상기 콘택홀 및 상기 콘택홀의 입구 주변부상에 오버랩되도록 상기 게이트절연막상에 제2도전층의 패턴을 형성하고, 상기 반도체층에 제1전도형의 불순물을 도핑하는 공정; e. 상기 불순물 도핑후 제2도전층의 패턴을 형성하기 위한 포토레지스트를 제거하는 공정.
  5. 제4항에 있어서, 상기 제1도전층은 p형 불순물이 도우프된 다결정실리콘인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  6. 제5항에 있어서, 상기 제1도전층은 p형 불순물이 도우프된 비정질실리콘인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  7. 제4항에 있어서, 상기 제1도전층의 불순물농도는 1×1013∼5×1015 /㎠인 것을 특징으로 하는 반도에 메모리장치의 박막트랜지스터의 제조방법.
  8. 제4항에 있어서, 상기 제2절연막의 두께는 2,000∼10,000Å인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  9. 제4항에 있어서, 상기 콘택홀의 직경은 0.2∼0.8㎛인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  10. 제4항에 있어서, 상기 반도체층은 두께 100∼1,500Å의 비정질실리콘인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  11. 제4항에 있어서, 상기 게이트절연막의 두께는 100∼1,000Å인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  12. 제4항에 있어서, 상기 제2도전층은 n형 불순물이 도우프된 다결정실리콘인 것은 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  13. 제4항에 있어서, 상기 반도체층의 불순물영역의 불순물 농도는 1×1013∼5×1015 /㎠인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  14. 제4항에 있어서, 상기 제2도전층은 p형 불순물이 도우프된 다결정실리콘인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  15. 제4항에 있어서, 상기 제2도전층은 비정질실리콘인 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법.
  16. 반도체 메모리장치의 박막트랜지스터의 제조방법에 있어서, 상기 박막트랜지스터의 제조공정이 다음 스텝들로 이루어진 것을 특징으로 하는 반도체 메모리장치의 박막트랜지스터의 제조방법. a. 반도체기판상의 제1절연막상에 제1전도형의 불순물이 도우프된 제1도전층의 패턴을 형성하는 공정; b. 상기 제1도전층의 패턴을 제2절연막으로 덮고 제1도전층상의 제2절연막에 콘택홀을 형성하는 공정; c. 상기 콘택홀내에 노출된 상기 제1도전층, 콘택홀 측벽 및 상기 제2절연막의 소정부위에 반도체층의 패턴을 형성하고, 이어서 상기 반도체층을 박막의 게이트절연막으로 덮는 공정; d. 상기 콘택홀 및 상기 콘택홀의 입구 주변부상에 오버랩되도록 상기 게이트절연막에 제2도전층의 패턴을 형성하는 공정; 및 e. 상기 패턴형성후, 포토레지스트를 덮고 포토레지스트에 개구를 형성하고 개구를 통해 상기 반도체층의 소정영역에 제1도전형이 불순물을 도핑하는 공정.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019920006678A 1991-12-27 1992-04-21 반도체 메모리장치의 박막트랜지스터 및 그 제조방법 KR950001159B1 (ko)

Priority Applications (9)

Application Number Priority Date Filing Date Title
KR1019920006678A KR950001159B1 (ko) 1991-12-27 1992-04-21 반도체 메모리장치의 박막트랜지스터 및 그 제조방법
FR9207651A FR2685818B1 (fr) 1991-12-27 1992-06-23 Transistor a couches minces pour un dispositif formant memoire a semiconducteur et procede de fabrication de celui-ci.
GB9213809A GB2262838B (en) 1991-12-27 1992-06-29 Thin-film-transistor for semi-conductor memory device and fabricating method therefor
ITMI921603A IT1255398B (it) 1991-12-27 1992-06-30 Transistor a film sottile per dispositivo di memoria a semiconduttore e suo procedimento di fabbricazione.
US07/906,369 US5270968A (en) 1991-12-27 1992-06-30 Thin-film transistor for semiconductor memory device and fabricating method thereof
DE4221420A DE4221420A1 (de) 1991-12-27 1992-06-30 Duennschichttransistor fuer ein halbleiterspeicherbauelement und verfahren zu dessen herstellung
TW081105179A TW212851B (ko) 1991-12-27 1992-06-30
CN92105269A CN1032286C (zh) 1991-12-27 1992-06-30 用于半导体存储器件的薄膜晶体管及其制造方法
JP4187031A JPH0773114B2 (ja) 1991-12-27 1992-07-14 半導体メモリ装置の薄膜トランジスタおよびその製造方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR91-24664 1991-12-27
KR910024664 1991-12-27
KR1019920006678A KR950001159B1 (ko) 1991-12-27 1992-04-21 반도체 메모리장치의 박막트랜지스터 및 그 제조방법

Publications (2)

Publication Number Publication Date
KR930015098A true KR930015098A (ko) 1993-07-23
KR950001159B1 KR950001159B1 (ko) 1995-02-11

Family

ID=26628882

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920006678A KR950001159B1 (ko) 1991-12-27 1992-04-21 반도체 메모리장치의 박막트랜지스터 및 그 제조방법

Country Status (9)

Country Link
US (1) US5270968A (ko)
JP (1) JPH0773114B2 (ko)
KR (1) KR950001159B1 (ko)
CN (1) CN1032286C (ko)
DE (1) DE4221420A1 (ko)
FR (1) FR2685818B1 (ko)
GB (1) GB2262838B (ko)
IT (1) IT1255398B (ko)
TW (1) TW212851B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100411813B1 (ko) * 2001-10-11 2003-12-24 한국전력공사 유동제어를 이용한 축열식 전기온돌의 실내온도조절시스템

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5418393A (en) * 1993-11-29 1995-05-23 Motorola, Inc. Thin-film transistor with fully gated channel region
US5700727A (en) * 1995-07-24 1997-12-23 Micron Technology, Inc. Method of forming a thin film transistor
KR100223886B1 (ko) * 1995-12-26 1999-10-15 구본준 반도체소자 및 제조방법
US6238971B1 (en) 1997-02-11 2001-05-29 Micron Technology, Inc. Capacitor structures, DRAM cell structures, and integrated circuitry, and methods of forming capacitor structures, integrated circuitry and DRAM cell structures
US5981333A (en) * 1997-02-11 1999-11-09 Micron Technology, Inc. Methods of forming capacitors and DRAM arrays
US5918122A (en) * 1997-02-11 1999-06-29 Micron Technology, Inc. Methods of forming integrated circuitry, DRAM cells and capacitors
US6214727B1 (en) * 1997-02-11 2001-04-10 Micron Technology, Inc. Conductive electrical contacts, capacitors, DRAMs, and integrated circuitry, and methods of forming conductive electrical contacts, capacitors, DRAMs, and integrated circuitry
US5905280A (en) 1997-02-11 1999-05-18 Micron Technology, Inc. Capacitor structures, DRAM cell structures, methods of forming capacitors, methods of forming DRAM cells, and integrated circuits incorporating capacitor structures and DRAM cell structures
US5915167A (en) * 1997-04-04 1999-06-22 Elm Technology Corporation Three dimensional structure memory
KR100259078B1 (ko) 1997-08-14 2000-06-15 김영환 박막트랜지스터 및 이의 제조방법
US6359302B1 (en) 1997-10-16 2002-03-19 Micron Technology, Inc. DRAM cells and integrated circuitry, and capacitor structures
TW400644B (en) * 1998-10-26 2000-08-01 United Microelectronics Corp The structure of Dynamic Random Access Memory(DRAM) and the manufacture method thereof
GB2362755A (en) * 2000-05-25 2001-11-28 Nanogate Ltd Thin film field effect transistor with a conical structure
KR100670140B1 (ko) * 2004-08-26 2007-01-16 삼성에스디아이 주식회사 커패시터
TWI552345B (zh) * 2011-01-26 2016-10-01 半導體能源研究所股份有限公司 半導體裝置及其製造方法
CN104795400B (zh) * 2015-02-12 2018-10-30 合肥鑫晟光电科技有限公司 阵列基板制造方法、阵列基板和显示装置
CN114005838B (zh) * 2021-10-22 2024-02-09 武汉华星光电技术有限公司 一种阵列基板和显示面板
WO2023175437A1 (ja) * 2022-03-18 2023-09-21 株式会社半導体エネルギー研究所 半導体装置、及び、半導体装置の作製方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59208783A (ja) * 1983-05-12 1984-11-27 Seiko Instr & Electronics Ltd 薄膜トランジスタ
JPS601868A (ja) * 1983-06-17 1985-01-08 Seiko Instr & Electronics Ltd 薄膜トランジスタ
US4820652A (en) * 1985-12-11 1989-04-11 Sony Corporation Manufacturing process and structure of semiconductor memory devices
GB2201544A (en) * 1987-02-27 1988-09-01 Philips Electronic Associated Vertical thin film transistor
JPH01231376A (ja) * 1988-03-11 1989-09-14 Nec Corp 薄膜トランジスタおよびその製造方法
US5210429A (en) * 1990-06-29 1993-05-11 Sharp Kabushiki Kaisha Static RAM cell with conductive straps formed integrally with thin film transistor gates

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100411813B1 (ko) * 2001-10-11 2003-12-24 한국전력공사 유동제어를 이용한 축열식 전기온돌의 실내온도조절시스템

Also Published As

Publication number Publication date
TW212851B (ko) 1993-09-11
FR2685818B1 (fr) 1994-04-15
CN1073806A (zh) 1993-06-30
ITMI921603A1 (it) 1993-12-30
JPH0653440A (ja) 1994-02-25
IT1255398B (it) 1995-10-31
JPH0773114B2 (ja) 1995-08-02
US5270968A (en) 1993-12-14
DE4221420A1 (de) 1993-07-01
CN1032286C (zh) 1996-07-10
KR950001159B1 (ko) 1995-02-11
FR2685818A1 (fr) 1993-07-02
GB9213809D0 (en) 1992-08-12
ITMI921603A0 (it) 1992-06-30
GB2262838A (en) 1993-06-30
GB2262838B (en) 1995-09-06

Similar Documents

Publication Publication Date Title
KR930015098A (ko) 반도체 메모리장치의 박막트랜지스터 및 그 제조방법
KR960043238A (ko) 리세스 채널 구조를 갖는 반도체 소자 및 그의 제조방법
KR930006972A (ko) 전계 효과 트랜지스터의 제조 방법
KR100247849B1 (ko) Mos 및 바이폴라 트랜지스터의 제조방법 및 이들을 갖는 트랜지 스터 장치
KR870003571A (ko) 반도체 기억장치 및 그 제조방법
KR910010731A (ko) 반도체장치 및 그 제조방법
KR970030676A (ko) 반도체 장치 및 그 제조 방법
KR930005106A (ko) 마스크롬의 제조방법
KR980005882A (ko) 모스 트랜지스터 및 그의 제조방법
KR920018890A (ko) 반도체 메모리장치 및 그 제조방법
KR970003984A (ko) 반도체 소자의 제조 방법
KR960012518A (ko) 스태틱 랜덤 액세스 메모리 및 그 시험 방법
KR980005890A (ko) 고전압 반도체 소자 및 그의 제조방법
KR970053362A (ko) 반도체 장치의 모스 트랜지스터 및 그 제조 방법
KR910003814A (ko) 다이나믹 등속 호출 메모리 셀 및 이의 제조방법
KR960012516A (ko) 스태틱 랜덤 억세스 메모리 소자 및 그 제조방법
KR960039361A (ko) 반도체 메모리 소자 제조방법
KR950021659A (ko) 에스램 셀 및 제조방법
KR930015033A (ko) 반도체 장치의 제조방법
KR980006469A (ko) 모스트랜지스터 및 그 제조방법
KR930022476A (ko) 도프드 영역내 비아 홀 제조방법
KR970030889A (ko) 모스트랜지스터 및 그 제조방법
KR960019611A (ko) 반도체소자 제조방법
KR960012513A (ko) 박막 트랜지스터(tft) 제조방법 및 그 구조
KR940016902A (ko) 모스(mos) 트랜지스터 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020107

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee