KR920003458A - 반도체 소자 제조 방법 - Google Patents

반도체 소자 제조 방법 Download PDF

Info

Publication number
KR920003458A
KR920003458A KR1019900010602A KR900010602A KR920003458A KR 920003458 A KR920003458 A KR 920003458A KR 1019900010602 A KR1019900010602 A KR 1019900010602A KR 900010602 A KR900010602 A KR 900010602A KR 920003458 A KR920003458 A KR 920003458A
Authority
KR
South Korea
Prior art keywords
gate
semiconductor device
etching
device manufacturing
depositing
Prior art date
Application number
KR1019900010602A
Other languages
English (en)
Other versions
KR930005482B1 (ko
Inventor
박권영
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019900010602A priority Critical patent/KR930005482B1/ko
Publication of KR920003458A publication Critical patent/KR920003458A/ko
Application granted granted Critical
Publication of KR930005482B1 publication Critical patent/KR930005482B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/782Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, each consisting of a single circuit element
    • H01L21/784Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, each consisting of a single circuit element the substrate being a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

내용 없음

Description

반도체 소자 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명 디바이스 구조의 단면도.

Claims (2)

  1. 기판위에 게이트 산화막을 성장시키고 메몰 콘택트를 에치한후 폴리실리콘을 디포지션 및 도핑하여 게이트를 형성하는 고정; 상기 게이트를 에치한 후 이온을 주입하고 이어서 CVD산화막을 디포지션하여 에치하므로 게이트 측면에 측벽을 형성하는 공정; 소오스/드레인 영역 형성을 위한 이온주입 및 어닐링을 실시하는 공정을 차례로 실시함을 특징으로 하는 반도체 소자 제조방법.
  2. 제1항에 있어서, 이온은 AS를 1013 -2도우스로 50kev에서 주입함을 특징으로 하는 반도체 소자 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900010602A 1990-07-12 1990-07-12 반도체소자 제조방법 KR930005482B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900010602A KR930005482B1 (ko) 1990-07-12 1990-07-12 반도체소자 제조방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900010602A KR930005482B1 (ko) 1990-07-12 1990-07-12 반도체소자 제조방법

Publications (2)

Publication Number Publication Date
KR920003458A true KR920003458A (ko) 1992-02-29
KR930005482B1 KR930005482B1 (ko) 1993-06-22

Family

ID=19301199

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900010602A KR930005482B1 (ko) 1990-07-12 1990-07-12 반도체소자 제조방법

Country Status (1)

Country Link
KR (1) KR930005482B1 (ko)

Also Published As

Publication number Publication date
KR930005482B1 (ko) 1993-06-22

Similar Documents

Publication Publication Date Title
KR930001483A (ko) 절연 게이트 전계 효과 트랜지스터 구조물 및 이의 제조 방법
KR920022532A (ko) 이중 수직 채널을 갖는 스태틱램 및 그 제조방법
KR960026951A (ko) 트랜지스터 및 그 제조 방법
KR890001190A (ko) 반도체 기억소자 및 제조방법
KR940016938A (ko) 모스(mos) 트랜지스터 및 그 제조방법
KR920003458A (ko) 반도체 소자 제조 방법
KR900001023A (ko) 트랜치 분리를 이용한 eprom 셀 및 이의 제조방법
KR970008575A (ko) 상보형 mos 트랜지스터의 제조방법
KR970018259A (ko) 반도체 소자의 트랜지스터 제조방법
KR920015565A (ko) 반도체 셀의 게이트 제조방법
KR940016927A (ko) 트렌치(Trench) 구조를 이용한 수직 채널을 갖는 모스트랜지스터(MOS-FET) 제조방법
KR940022870A (ko) 플래쉬 이이피롬 및 그 제조방법
KR930015081A (ko) 얕은 접합 모스패트 제조방법
KR940012653A (ko) 박막트랜지스터 제조방법
KR910005483A (ko) 캐패시터 제조 방법
KR920007234A (ko) 엔모오스 bldd 제조방법
KR910017635A (ko) 메모리 셀 커패시터 제조방법
KR920013700A (ko) 소이 구조의 트랜지스터 제조방법
KR920005373A (ko) 수직모스 트랜지스터 제조방법
KR980005422A (ko) 반도체장치의 제조방법 및 그 구조
KR920007185A (ko) Dmos트랜지스터의 제조방법
KR920018980A (ko) P형 채널 mosfet 제조방법
KR930001480A (ko) 트랜치 베리드 ldd mosfet의 구조 및 제조 방법
KR970030917A (ko) 박막트랜지스터 제조 방법
KR920018973A (ko) 리세스드 채널 모오스 fet 제조방법 및 구조

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040331

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee