KR900010985A - 반도체 장치 - Google Patents
반도체 장치 Download PDFInfo
- Publication number
- KR900010985A KR900010985A KR1019890019558A KR890019558A KR900010985A KR 900010985 A KR900010985 A KR 900010985A KR 1019890019558 A KR1019890019558 A KR 1019890019558A KR 890019558 A KR890019558 A KR 890019558A KR 900010985 A KR900010985 A KR 900010985A
- Authority
- KR
- South Korea
- Prior art keywords
- wire portion
- low resistance
- fine wire
- semiconductor device
- resistance wire
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
- H01L2223/6627—Waveguides, e.g. microstrip line, strip line, coplanar line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1903—Structure including wave guides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 실시예의 반도체장치의 패키지 구조를 도시한 사시도, 제3도는 제2도의 패키지에 반도체 소자를 설치한 반도체 장치를 도시한 단면도, 제6도는 공면(coplanar) 구조의 특성 임피던스를 설명하는 개요도이다.
Claims (14)
- 반도체 소자를 하우징시키기 위해 다층으로 된 절연기판, 반도체 소자의 주변부에 배치되어 그 한쪽 끝상에서 반도체 소자에 전기적으로 연결되는 미세 와이어부 및 미세 와이어부의 다른쪽에 전기적으로 연결되는 저저항 와이어부를 가진, 절연기판에 배치되는 내부 와이어층, 마이크로 스트립 구조로 저저항 와이어부를 형성하기 위하여 절연기판에 배치되는 제1그라운드층, 및 마이크로 스트립 구조로 미세 와이어부를 형성하기 위하여 제1라운드층과는 다르게 절연기판내의 평면 위치에 배치되는 제2그라운드층으로 이루어진 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 미세 와이어부 및 저저항 와이어부는 동일 면상에 연속적으로 형성되고, 미세 와이어부 및 저저항 와이어부가 형성되는 면과, 제2그라운드층간의 거리는 미세 와이어부의 특성 임피던스가 저저항 와이어부의 특성 임피던스와 거의 같게 되도록 정해지는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 전도체 저항을 감소시키기 위해 저저항 와이어부의 선폭이 미세 와이어부의 선폭보다 넓으며, 미세 와이어부가 저저항 와이어부에 연결되어, 선폭을 점차적으로 변화시키도록 된 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 전도체 저항을 감소시키기 위해 저저항 와이어부의 층이 미세 와이어부의 층보다 두꺼운 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 절연기판은 내부 와이어층에 전기적으로 연결된 I/O 핀들은 가지며, I/O 핀들은 이음부없이 미세 와이어부의 반도체 소자의 연결부에 와이어링되는 것을 특징으로 하는 반도체 장치.
- 제1항에 있어서, 절연기판이 질화 알루미늄으로 구성된 것을 특징으로 하는 반도체 장치.
- 반도체 소자를 하우징시키기 위해 다층으로 된 절연기판, 반도체 소자의 주변부에 배치되어 그 한쪽 끝상에서 반도체 소자에 전기적으로 연결되는 미세 와이어부 및 미세 와이어부의 다른쪽에 전기적으로 연결되는 저저항 와이어부를 가진, 절연기판에 배치되는 내부 와이어층, 마이크로 스트립 구조로 미세 와이어부를 형성하기 위하여 절연기판에 배치되는 제1그라운드층, 및 공면(coplanar) 구조로 저저항 와이어부를 형성하기 위하여 절연기판에 배치되는 제2그라운드층으로 이루어진 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 제1그라운드층과 제2그라운드층이 동일 면상에 형성되고, 제2그라운드층은 빗살 형태로 제1그라운드층으로부터 돌출되어 있는 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 미세 와이어부와 저저항 와이어부가 상이한 면상에 형성되고, 미세 와이어부와 저저항 와이어부는 관통구멍들을 경유하여 전기적으로 연결된 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 전도체 저항을 감소시키기 위하여 저저항 와이어부의 선폭이 미세 와이어부의 선폭보다 넓은 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 저저항 와이어부의 두께가 미세 와이어부의 두께보다 두꺼운 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 미세 와이어부와 제1그라운드층간의 거리 및, 저저항 와이어부와 제2그라운드층간의 거리는 미세 와이어부의 특성 임피던스가 저저항 와이어부의 특성 임피던스와 거의 동일하게 되도록 정해지는 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 절연기판은 내부 와이어층에 전기적으로 연결된 I/O 핀들을 가지며, I/O 핀들은 이음부없이 미세 와이어부의 반도체 소자의 연결부에 와이어링되는 것을 특징으로 하는 반도체 장치.
- 제7항에 있어서, 절연기판이 질화 알루미늄으로 구성된 것을 특징으로 하는 반도체 장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP32534688A JPH02203554A (ja) | 1988-12-23 | 1988-12-23 | 半導体装置とその製造方法 |
JP88-325346 | 1988-12-23 | ||
JP88-325344 | 1988-12-23 | ||
JP32534488A JPH02170560A (ja) | 1988-12-23 | 1988-12-23 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
KR900010985A true KR900010985A (ko) | 1990-07-11 |
Family
ID=26571800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019890019558A KR900010985A (ko) | 1988-12-23 | 1989-12-23 | 반도체 장치 |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0375461A3 (ko) |
KR (1) | KR900010985A (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5721454A (en) * | 1995-12-20 | 1998-02-24 | Intel Corporation | Integrated circuit package with a plurality of vias that are electrically connected to an internal ground plane and thermally connected to an external heat slug |
TW366570B (en) * | 1997-03-26 | 1999-08-11 | Matsushita Electric Ind Co Ltd | Semiconductor device and the wiring unit |
US6127728A (en) * | 1999-06-24 | 2000-10-03 | Lsi Logic Corporation | Single reference plane plastic ball grid array package |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4551746A (en) * | 1982-10-05 | 1985-11-05 | Mayo Foundation | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
US4866507A (en) * | 1986-05-19 | 1989-09-12 | International Business Machines Corporation | Module for packaging semiconductor integrated circuit chips on a base substrate |
KR900008995B1 (ko) * | 1986-12-19 | 1990-12-17 | 페어차일드 세미콘덕터 코포레이션 | 고주파 반도체 소자용 세라믹 패키지 |
-
1989
- 1989-12-22 EP EP19890313542 patent/EP0375461A3/en not_active Withdrawn
- 1989-12-23 KR KR1019890019558A patent/KR900010985A/ko not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
EP0375461A3 (en) | 1991-07-03 |
EP0375461A2 (en) | 1990-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920015496A (ko) | 반도체장치 | |
KR930024145A (ko) | 적층된 다중칩 모듈 및 그의 제조방법 | |
KR920015527A (ko) | 반도체장치 | |
KR930022555A (ko) | 루테늄산염 전극을 갖는 커패시터 | |
KR920001701A (ko) | 반도체 장치 및 그 제조방법 | |
KR970067775A (ko) | 반도체 장치 | |
KR910020872A (ko) | 소자분리구조 및 배선구조의 개량된 반도체 장치 | |
KR920007199A (ko) | 반도체기억장치 | |
KR920704344A (ko) | 반도체 플레이트(p)상호 접속 방법 및 장치 | |
KR900019261A (ko) | 반도체장치 | |
KR980005987A (ko) | 박막 캐피시터를 갖는 반도체 디바이스 | |
KR970702580A (ko) | 수직 방향 집적을 위한 반도체 소자 및 그 제조 방법(semiconductor component designed for vertical integration, and method of manufacturing the component) | |
KR900008668A (ko) | 반도체 장치 | |
KR840002162A (ko) | 반도체 장치(半導體裝置) | |
KR970077750A (ko) | 광학 반도체 소자 및 이의 제조 방법 | |
KR960039426A (ko) | 전계효과에 의해 제어가능한 반도체소자 | |
KR940020539A (ko) | 저 인덕턴스 반도체 패키지(Low inductance semiconductor package) | |
KR890003016A (ko) | 집적회로 패드의 접촉방법 및 그 구조 | |
KR900010985A (ko) | 반도체 장치 | |
KR890008949A (ko) | 반도체장치 및 그 제조방법 | |
KR880008441A (ko) | 고주파 반도체 소자용 세라믹 패키지 | |
KR890016678A (ko) | 반도체장치 | |
KR930024143A (ko) | 다층 리드프레임 | |
KR920018849A (ko) | 반도체장치 및 그의 제조방법 | |
JPH07297188A (ja) | 半導体集積回路装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |