KR900005288A - 프로그램 가능한 논리소자 - Google Patents

프로그램 가능한 논리소자 Download PDF

Info

Publication number
KR900005288A
KR900005288A KR1019890013545A KR890013545A KR900005288A KR 900005288 A KR900005288 A KR 900005288A KR 1019890013545 A KR1019890013545 A KR 1019890013545A KR 890013545 A KR890013545 A KR 890013545A KR 900005288 A KR900005288 A KR 900005288A
Authority
KR
South Korea
Prior art keywords
programmable logic
input
switch
output terminals
wiring
Prior art date
Application number
KR1019890013545A
Other languages
English (en)
Other versions
KR940007002B1 (ko
Inventor
마코토 사카모토
Original Assignee
야기 야스히로
가와사끼 세이데쯔 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 야기 야스히로, 가와사끼 세이데쯔 가부시끼 가이샤 filed Critical 야기 야스히로
Publication of KR900005288A publication Critical patent/KR900005288A/ko
Application granted granted Critical
Publication of KR940007002B1 publication Critical patent/KR940007002B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)

Abstract

내용 없음.

Description

프로그램 가능한 논리소자
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는, 본 발명에 관한 프로그램 가능한 논리소자(PLD)의 기본구성을 나타내는 블록선도.
제2도는, 제1도의 프로그램 가능한 논리소자에서 사용하기 위한 프로그램 가능한 논리요소(PLE)의 입력/출력단자를 예시하는 블록선도.
제3도는, 제1도의 프로그램 가능한 논리소자에서 사용하기 위한 스위치 스테이션(SS)의 입력/출력단자를 예시하는 블록선도.

Claims (4)

  1. 프로그램 가능한 배선을 통하여 상호 접속되는 다수개의 프로그랭 가능한 논리요소(10)를 포함하는 프로그램 가능한 논리소자에 있어서, 프로그램 가능한 배선은: 각각 다수개의 입력/출력단자를 가지며, 상기입력/출력단자들을 상호 접속시키기 위한 스위치 요소(20A)가 내장된 다수개의 스위치 스테이션(20)과 : 상기 스위치 스테이션(20)의 상기 입력/출력단자중의 일부단자를 인접한 논리요소들의 입력/출력단자로 직접 접속하기 위한 제1배선(22)과; 상기 스위치 스테이션(20)의 상기 입력/출력단자중의 일부 단자를 인접한 스위치 스테이션(20)들의 입력/출력단자에 직접 접속하기 위한 제2배선(24)으로 구성되는 프로그램 가능한 논리소자.
  2. 제1항에 있어서, 상기 제1배선(22)들은 동일한 배선 방향을 가지며, 상기 제2배선(24)들은 상기 제1배선(22)과는 다른 동일한 배선 방향을 가지는 프로그램 가능한 논리소자.
  3. 제1항에 있어서, 상기 스위치 스테이션(20)은, 소정의 스위치 테이블을 실현하는 다수의 스위치 요소(20A)를 포함하여 구성되는 프로그램 가능한 논리소자.
  4. 제1항에 있어서, 상기 프로그램가능프로그램 가능한 논리요소(10)는, 어떠한 범용 입력(A),(B),(C)이 입력되는 조합논리회로(10A)와, 상기 조합논리회로(10A)로부터의 조합논리출력(X)을 클록신호(CK)에따라 지연시켜서 지연된 출력(Q)을 발생하는 플립플롭(10B)을 포함하여 구성되는 순서회로인 프로그램 가능한 논리소자.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019890013545A 1988-09-20 1989-09-20 프로그램 가능한 논리소자 KR940007002B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP63235293A JP2723926B2 (ja) 1988-09-20 1988-09-20 プログラマブル・ロジツク・デバイス
JP63-235293 1988-09-20
JP235293 1988-09-20

Publications (2)

Publication Number Publication Date
KR900005288A true KR900005288A (ko) 1990-04-13
KR940007002B1 KR940007002B1 (ko) 1994-08-03

Family

ID=16983967

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890013545A KR940007002B1 (ko) 1988-09-20 1989-09-20 프로그램 가능한 논리소자

Country Status (6)

Country Link
US (1) US5003200A (ko)
EP (1) EP0360540B1 (ko)
JP (1) JP2723926B2 (ko)
KR (1) KR940007002B1 (ko)
CA (1) CA1313234C (ko)
DE (1) DE68917235T2 (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210149297A (ko) * 2020-06-02 2021-12-09 강민지 불꽃반응색 비교 실험장치

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5172014A (en) * 1986-09-19 1992-12-15 Actel Corporation Programmable interconnect architecture
US5451887A (en) * 1986-09-19 1995-09-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
US5477165A (en) * 1986-09-19 1995-12-19 Actel Corporation Programmable logic module and architecture for field programmable gate array device
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
KR910019338A (ko) * 1990-04-11 1991-11-30 야기 야스히로 프로그램가능 배선
US5198705A (en) * 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5073729A (en) * 1990-06-22 1991-12-17 Actel Corporation Segmented routing architecture
US5191241A (en) * 1990-08-01 1993-03-02 Actel Corporation Programmable interconnect architecture
US5144166A (en) * 1990-11-02 1992-09-01 Concurrent Logic, Inc. Programmable logic cell and array
US5079451A (en) * 1990-12-13 1992-01-07 Atmel Corporation Programmable logic device with global and local product terms
US5298805A (en) * 1991-08-29 1994-03-29 National Semiconductor Corporation Versatile and efficient cell-to-local bus interface in a configurable logic array
US5317209A (en) * 1991-08-29 1994-05-31 National Semiconductor Corporation Dynamic three-state bussing capability in a configurable logic array
US5436575A (en) * 1991-09-03 1995-07-25 Altera Corporation Programmable logic array integrated circuits
US5883850A (en) * 1991-09-03 1999-03-16 Altera Corporation Programmable logic array integrated circuits
JPH05252025A (ja) * 1991-10-28 1993-09-28 Texas Instr Inc <Ti> 論理モジュールおよび集積回路
US5254886A (en) * 1992-06-19 1993-10-19 Actel Corporation Clock distribution scheme for user-programmable logic array architecture
US5294846A (en) * 1992-08-17 1994-03-15 Paivinen John O Method and apparatus for programming anti-fuse devices
GB9223226D0 (en) * 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
US5535342A (en) * 1992-11-05 1996-07-09 Giga Operations Corporation Pld connector for module having configuration of either first PLD or second PLD and reconfigurable bus for communication of two different bus protocols
US5424655A (en) * 1994-05-20 1995-06-13 Quicklogic Corporation Programmable application specific integrated circuit employing antifuses and methods therefor
US5495181A (en) * 1994-12-01 1996-02-27 Quicklogic Corporation Integrated circuit facilitating simultaneous programming of multiple antifuses
US5552720A (en) * 1994-12-01 1996-09-03 Quicklogic Corporation Method for simultaneous programming of multiple antifuses
US5646546A (en) * 1995-06-02 1997-07-08 International Business Machines Corporation Programmable logic cell having configurable gates and multiplexers
US5970255A (en) * 1995-10-16 1999-10-19 Altera Corporation System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly
JP3486725B2 (ja) * 1995-11-28 2004-01-13 株式会社ルネサステクノロジ 可変論理集積回路
US5744980A (en) * 1996-02-16 1998-04-28 Actel Corporation Flexible, high-performance static RAM architecture for field-programmable gate arrays
US5715197A (en) 1996-07-29 1998-02-03 Xilinx, Inc. Multiport RAM with programmable data port configuration
US5781032A (en) * 1996-09-09 1998-07-14 International Business Machines Corporation Programmable inverter circuit used in a programmable logic cell
DE29824773U1 (de) * 1997-01-29 2002-10-31 Elixent Ltd Feldprogrammierbare Prozessoranordnungen
US5999104A (en) * 1997-12-03 1999-12-07 Ford Motor Company Method of producing customizable automotive electronic systems
US6005488A (en) * 1997-12-03 1999-12-21 Ford Motor Company User control interface architecture for automotive electronic systems
EP1005162A3 (en) * 1998-11-26 2003-04-02 International Business Machines Corporation Circuit and method for implementing combinatorial logic functions
GB2374242B (en) 2001-04-07 2005-03-16 Univ Dundee Integrated circuit and related improvements
US7279929B1 (en) 2005-06-14 2007-10-09 Xilinx, Inc. Integrated circuit with programmable routing structure including straight and diagonal interconnect lines
US7276934B1 (en) * 2005-06-14 2007-10-02 Xilinx, Inc. Integrated circuit with programmable routing structure including diagonal interconnect lines
US7895560B2 (en) * 2006-10-02 2011-02-22 William Stuart Lovell Continuous flow instant logic binary circuitry actively structured by code-generated pass transistor interconnects
US7710148B2 (en) * 2008-06-02 2010-05-04 Suvolta, Inc. Programmable switch circuit and method, method of manufacture, and devices and systems including the same
US10719079B2 (en) 2017-06-22 2020-07-21 Nokomis, Inc. Asynchronous clock-less digital logic path planning apparatus and method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2430152A1 (fr) * 1978-06-29 1980-01-25 Duret Christian Reseau nodal modulaire pour la commutation de signaux electriques, notamment de signaux de telecommunications
US4670749A (en) * 1984-04-13 1987-06-02 Zilog, Inc. Integrated circuit programmable cross-point connection technique
US4642487A (en) * 1984-09-26 1987-02-10 Xilinx, Inc. Special interconnect for configurable logic array
DE3587944T2 (de) * 1985-04-17 1995-04-20 Xilinx Inc Konfigurierbare logische Matrix.
JPS61280120A (ja) * 1985-06-04 1986-12-10 ジリンクス・インコ−ポレイテツド コンフイグラブルロジツクアレイ
US4857774A (en) * 1986-09-19 1989-08-15 Actel Corporation Testing apparatus and diagnostic method for use with programmable interconnect architecture
US4758745B1 (en) * 1986-09-19 1994-11-15 Actel Corp User programmable integrated circuit interconnect architecture and test method
US4786904A (en) * 1986-12-15 1988-11-22 Zoran Corporation Electronically programmable gate array having programmable interconnect lines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210149297A (ko) * 2020-06-02 2021-12-09 강민지 불꽃반응색 비교 실험장치

Also Published As

Publication number Publication date
US5003200A (en) 1991-03-26
KR940007002B1 (ko) 1994-08-03
CA1313234C (en) 1993-01-26
JP2723926B2 (ja) 1998-03-09
EP0360540A3 (en) 1990-09-12
JPH0282814A (ja) 1990-03-23
DE68917235D1 (de) 1994-09-08
DE68917235T2 (de) 1994-11-17
EP0360540B1 (en) 1994-08-03
EP0360540A2 (en) 1990-03-28

Similar Documents

Publication Publication Date Title
KR900005288A (ko) 프로그램 가능한 논리소자
EP0198677A3 (en) Programmable logic storage element for programmable logic devices
KR880010573A (ko) 대규모 반도체 논리장치
KR890009092A (ko) 프로그램 가능 논리소자
KR900015464A (ko) 논리신호 기억과 전송회로
KR920003644A (ko) 마스터슬레이브형 플립플롭회로
EP0098417A3 (en) Semiconductor memory device
KR880012004A (ko) 반도체회로
SE9602458D0 (sv) Seriell-parallell- och paralell-seriellombandlare
KR890017794A (ko) 마스터-슬라이스형 반도체집적회로
KR870009528A (ko) 버퍼회로
KR840000114A (ko) 위상 비교기
KR910017809A (ko) 디지탈 신호 프로세서
KR910002108A (ko) 감쇠기
KR960042413A (ko) 데이터 처리 시스템
KR890012449A (ko) 프로그램가능 논리소자
KR950022132A (ko) 논리 집적 회로 모듈
KR900010582A (ko) 데이타 처리기용 결합 회로망
KR860008687A (ko) 지속기간-감지 디지탈 신호 게이트
KR940006928Y1 (ko) 임의의 초기값을 갖는 카운터회로
KR900003725A (ko) 테스트 모우드 기능 수행 입력 회로
KR940001487Y1 (ko) 클럭(Clock)신호의 잡음 무영향회로
KR880014469A (ko) 비트순차 신호 스케일링 장치
KR960015133A (ko) 피드백 시프트 레지스터
KR900004003A (ko) 스탠다드셀과 스탠다드셀형 집적회로 및 그 집적회로의 설계방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010725

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee