KR20150033690A - 안티퓨즈를 특징으로 하는 집적 회로 디바이스 및 이를 제조하는 방법 - Google Patents

안티퓨즈를 특징으로 하는 집적 회로 디바이스 및 이를 제조하는 방법 Download PDF

Info

Publication number
KR20150033690A
KR20150033690A KR1020157002134A KR20157002134A KR20150033690A KR 20150033690 A KR20150033690 A KR 20150033690A KR 1020157002134 A KR1020157002134 A KR 1020157002134A KR 20157002134 A KR20157002134 A KR 20157002134A KR 20150033690 A KR20150033690 A KR 20150033690A
Authority
KR
South Korea
Prior art keywords
integrated circuit
fuse
dielectric
source
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020157002134A
Other languages
English (en)
Korean (ko)
Inventor
총제 왕
존 지안홍 추
시아 리
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20150033690A publication Critical patent/KR20150033690A/ko
Ceased legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/20Programmable ROM [PROM] devices comprising field-effect components
    • H10B20/25One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G11C17/165Memory cells which are electrically programmed to cause a change in resistance, e.g. to permit multiple resistance steps to be programmed rather than conduct to or from non-conduct change of fuses and antifuses
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5228Resistive arrangements or effects of, or between, wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5252Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices
    • H10B20/60Peripheral circuit regions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00Resistors, capacitors or inductors
    • H10D1/40Resistors
    • H10D1/47Resistors having no potential barriers
    • H10D1/474Resistors having no potential barriers comprising refractory metals, transition metals, noble metals, metal compounds or metal alloys, e.g. silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
KR1020157002134A 2012-06-29 2013-06-27 안티퓨즈를 특징으로 하는 집적 회로 디바이스 및 이를 제조하는 방법 Ceased KR20150033690A (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261666649P 2012-06-29 2012-06-29
US61/666,649 2012-06-29
US13/684,107 2012-11-21
US13/684,107 US9502424B2 (en) 2012-06-29 2012-11-21 Integrated circuit device featuring an antifuse and method of making same
PCT/US2013/048088 WO2014004770A2 (en) 2012-06-29 2013-06-27 Integrated circuit device featuring an antifuse and method of making same

Publications (1)

Publication Number Publication Date
KR20150033690A true KR20150033690A (ko) 2015-04-01

Family

ID=49777221

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157002134A Ceased KR20150033690A (ko) 2012-06-29 2013-06-27 안티퓨즈를 특징으로 하는 집적 회로 디바이스 및 이를 제조하는 방법

Country Status (6)

Country Link
US (1) US9502424B2 (enExample)
EP (1) EP2867922A2 (enExample)
JP (1) JP2015525969A (enExample)
KR (1) KR20150033690A (enExample)
CN (1) CN104396014B (enExample)
WO (1) WO2014004770A2 (enExample)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180085421A (ko) * 2017-01-18 2018-07-27 삼성디스플레이 주식회사 데이터 보정 장치 및 이를 포함하는 표시 장치
KR20190137004A (ko) * 2018-05-31 2019-12-10 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 이퓨즈
KR20200026404A (ko) * 2018-08-31 2020-03-11 삼성전자주식회사 반도체 소자
US12165865B2 (en) 2018-05-31 2024-12-10 Taiwan Semiconductor Manufacturing Company, Ltd. Efuse with fuse walls and method of manufacturing the same
TWI895741B (zh) * 2022-08-10 2025-09-01 台灣積體電路製造股份有限公司 半導體裝置、記憶體裝置、和用於製造記憶體裝置的方法

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9842802B2 (en) 2012-06-29 2017-12-12 Qualcomm Incorporated Integrated circuit device featuring an antifuse and method of making same
US20150129975A1 (en) 2013-11-13 2015-05-14 Globalfoundries Singapore Pte. Ltd. Multi-time programmable device
KR102204054B1 (ko) * 2014-03-24 2021-01-18 인텔 코포레이션 스페이서 브레이크다운을 이용한 안티퓨즈 요소
US20150279479A1 (en) * 2014-04-01 2015-10-01 Qualcomm Incorporated Anti-fuse one-time programmable resistive random access memories
US9876123B2 (en) * 2014-07-16 2018-01-23 Qualcomm Incorporated Non-volatile one-time programmable memory device
US20160093672A1 (en) * 2014-09-26 2016-03-31 Qualcomm Incorporated Logic high-k/metal gate 1t-1c rram mtp/otp devices
US9496048B2 (en) * 2015-03-12 2016-11-15 Qualcomm Incorporated Differential one-time-programmable (OTP) memory array
US9865601B2 (en) * 2015-12-16 2018-01-09 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor integrated circuit
US9852988B2 (en) 2015-12-18 2017-12-26 Invensas Bonding Technologies, Inc. Increased contact alignment tolerance for direct bonding
US9837168B1 (en) * 2016-09-15 2017-12-05 Globalfoundries Inc. Word line voltage generator for programmable memory array
US10446487B2 (en) 2016-09-30 2019-10-15 Invensas Bonding Technologies, Inc. Interface structures and methods for forming same
US10580735B2 (en) 2016-10-07 2020-03-03 Xcelsis Corporation Stacked IC structure with system level wiring on multiple sides of the IC die
FR3058567B1 (fr) * 2016-11-08 2019-01-25 Stmicroelectronics (Rousset) Sas Circuit integre comportant une structure antifusible, et procede de realisation
KR102184449B1 (ko) 2016-11-09 2020-12-01 삼성전자주식회사 반도체 소자
KR20190092584A (ko) 2016-12-29 2019-08-07 인벤사스 본딩 테크놀로지스 인코포레이티드 집적된 수동 컴포넌트를 구비한 접합된 구조체
US10276909B2 (en) 2016-12-30 2019-04-30 Invensas Bonding Technologies, Inc. Structure comprising at least a first element bonded to a carrier having a closed metallic channel waveguide formed therein
US10629577B2 (en) 2017-03-16 2020-04-21 Invensas Corporation Direct-bonded LED arrays and applications
WO2018183739A1 (en) 2017-03-31 2018-10-04 Invensas Bonding Technologies, Inc. Interface structures and methods for forming same
US9953990B1 (en) * 2017-08-01 2018-04-24 Synopsys, Inc. One-time programmable memory using rupturing of gate insulation
US10566253B2 (en) * 2017-11-30 2020-02-18 Nanya Technology Corporation Electronic device and electrical testing method thereof
US11169326B2 (en) 2018-02-26 2021-11-09 Invensas Bonding Technologies, Inc. Integrated optical waveguides, direct-bonded waveguide interface joints, optical routing and interconnects
US11256004B2 (en) 2018-03-20 2022-02-22 Invensas Bonding Technologies, Inc. Direct-bonded lamination for improved image clarity in optical devices
US11515291B2 (en) 2018-08-28 2022-11-29 Adeia Semiconductor Inc. Integrated voltage regulator and passive components
US11031407B2 (en) * 2018-08-30 2021-06-08 Taiwan Semiconductor Manufacturing Company Ltd. Anti-fuse device, circuit, methods, and layout
WO2020042078A1 (zh) * 2018-08-30 2020-03-05 深圳市为通博科技有限责任公司 存储单元、存储器件以及存储单元的操作方法
US10763269B2 (en) * 2018-10-28 2020-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Anti-fuse cell and chip having anti-fuse cells
US11456303B2 (en) * 2018-12-27 2022-09-27 Nanya Technology Corporation Fuse array structure
US11901281B2 (en) 2019-03-11 2024-02-13 Adeia Semiconductor Bonding Technologies Inc. Bonded structures with integrated passive component
US11094701B2 (en) * 2019-07-17 2021-08-17 Taiwan Semiconductor Manufacturing Company Ltd. Layout structure of storage cell and method thereof
US11762200B2 (en) 2019-12-17 2023-09-19 Adeia Semiconductor Bonding Technologies Inc. Bonded optical devices
TWI764371B (zh) * 2019-12-31 2022-05-11 台灣積體電路製造股份有限公司 積體電路元件、生成積體電路佈局圖的方法以及電子設計自動化系統
TWI734452B (zh) * 2020-04-23 2021-07-21 友達光電股份有限公司 記憶體裝置以及寫入方法
US11094388B1 (en) * 2020-07-20 2021-08-17 Winbond Electronics Corp. Anti-fuse device and program method using the same
US11282960B2 (en) * 2020-08-04 2022-03-22 Nanya Technology Corporation Semiconductor device with programmable element and method for fabricating the same
US11799001B2 (en) * 2021-03-09 2023-10-24 Taiwan Semiconductor Manufacturing Company, Ltd. Back-end-of-line devices
US11670587B2 (en) * 2021-04-16 2023-06-06 Nanya Technology Corporation Semiconductor device with copper-manganese liner and method for forming the same
CN115224034B (zh) * 2021-04-16 2025-09-09 联华电子股份有限公司 一次性可编程存储器结构
CN116113238A (zh) 2021-09-16 2023-05-12 联华电子股份有限公司 半导体存储器结构及其制作方法
KR102753760B1 (ko) * 2022-06-24 2025-01-14 창신 메모리 테크놀로지즈 아이엔씨 반도체 구조 및 제조 방법, 메모리 및 동작 방법
CN115148703A (zh) * 2022-06-29 2022-10-04 上海集成电路装备材料产业创新中心有限公司 互连结构及其制备方法
CN117794234A (zh) * 2022-09-21 2024-03-29 长鑫存储技术有限公司 半导体结构及其形成方法

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5583819A (en) * 1995-01-27 1996-12-10 Single Chip Holdings, Inc. Apparatus and method of use of radiofrequency identification tags
JPH11150187A (ja) 1997-11-17 1999-06-02 Matsushita Electron Corp 半導体集積回路装置
US6096580A (en) 1999-09-24 2000-08-01 International Business Machines Corporation Low programming voltage anti-fuse
US6794726B2 (en) 2002-04-17 2004-09-21 International Business Machines Corporation MOS antifuse with low post-program resistance
US6730573B1 (en) * 2002-11-01 2004-05-04 Chartered Semiconductor Manufacturing Ltd. MIM and metal resistor formation at CU beol using only one extra mask
US20050035429A1 (en) * 2003-08-15 2005-02-17 Yeh Chih Chieh Programmable eraseless memory
JP2005116048A (ja) 2003-10-07 2005-04-28 Elpida Memory Inc アンチフューズプログラミング回路
JP3987847B2 (ja) * 2003-10-17 2007-10-10 Necエレクトロニクス株式会社 Mim構造抵抗体を搭載した半導体装置
US7289358B2 (en) * 2004-03-30 2007-10-30 Impinj, Inc. MTP NVM elements by-passed for programming
US7402855B2 (en) 2004-05-06 2008-07-22 Sidense Corp. Split-channel antifuse array architecture
TWI266417B (en) * 2004-11-09 2006-11-11 Powerchip Semiconductor Corp One-time programmable read only memory and operating method thereof
JP4753413B2 (ja) * 2005-03-02 2011-08-24 三洋電機株式会社 不揮発性半導体記憶装置及びその製造方法
US7256471B2 (en) 2005-03-31 2007-08-14 Freescale Semiconductor, Inc. Antifuse element and electrically redundant antifuse array for controlled rupture location
WO2006126110A1 (en) 2005-05-24 2006-11-30 Nxp B.V. Anti-fuse memory device
US7280425B2 (en) * 2005-09-30 2007-10-09 Intel Corporation Dual gate oxide one time programmable (OTP) antifuse cell
US7301436B1 (en) * 2005-11-14 2007-11-27 National Semiconductor Corporation Apparatus and method for precision trimming of integrated circuits using anti-fuse bond pads
US7687882B2 (en) 2006-04-14 2010-03-30 Allegro Microsystems, Inc. Methods and apparatus for integrated circuit having multiple dies with at least one on chip capacitor
US7968967B2 (en) * 2006-07-17 2011-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. One-time-programmable anti-fuse formed using damascene process
US7868388B2 (en) * 2007-01-31 2011-01-11 Sandisk 3D Llc Embedded memory in a CMOS circuit and methods of forming the same
JP5666078B2 (ja) * 2007-07-27 2015-02-12 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. アンチヒューズ素子及びこれを有する半導体装置
JP5245324B2 (ja) * 2007-08-20 2013-07-24 日本電気株式会社 スイッチ素子を搭載した半導体装置
US20090086521A1 (en) * 2007-09-28 2009-04-02 Herner S Brad Multiple antifuse memory cells and methods to form, program, and sense the same
JP2009206490A (ja) 2008-01-30 2009-09-10 Elpida Memory Inc 半導体装置及びその製造方法
US8933492B2 (en) 2008-04-04 2015-01-13 Sidense Corp. Low VT antifuse device
US7981742B2 (en) 2008-07-02 2011-07-19 Macronic International Co., Ltd. Semiconductor device, data element thereof and method of fabricating the same
KR20100055823A (ko) * 2008-11-18 2010-05-27 주식회사 동부하이텍 안티 퓨즈를 구비하는 반도체 소자 및 그 제조 방법
WO2010096915A1 (en) 2009-02-27 2010-09-02 Sidense Corp. Low power antifuse sensing scheme with improved reliability
EP2405479A4 (en) * 2009-03-02 2013-12-04 Murata Manufacturing Co Anti-fuse device
WO2011010702A1 (ja) 2009-07-22 2011-01-27 株式会社村田製作所 アンチヒューズ素子
JP2011187472A (ja) 2010-03-04 2011-09-22 Elpida Memory Inc 半導体装置
US8519509B2 (en) 2010-04-16 2013-08-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20120061796A1 (en) 2010-09-14 2012-03-15 Power Gold LLC Programmable anti-fuse wire bond pads
US9842802B2 (en) 2012-06-29 2017-12-12 Qualcomm Incorporated Integrated circuit device featuring an antifuse and method of making same
US8975724B2 (en) 2012-09-13 2015-03-10 Qualcomm Incorporated Anti-fuse device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180085421A (ko) * 2017-01-18 2018-07-27 삼성디스플레이 주식회사 데이터 보정 장치 및 이를 포함하는 표시 장치
KR20190137004A (ko) * 2018-05-31 2019-12-10 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 이퓨즈
US10923483B2 (en) 2018-05-31 2021-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. EFuse
US11785766B2 (en) 2018-05-31 2023-10-10 Taiwan Semiconductor Manufacturing Company, Ltd. E-fuse
US12165865B2 (en) 2018-05-31 2024-12-10 Taiwan Semiconductor Manufacturing Company, Ltd. Efuse with fuse walls and method of manufacturing the same
KR20200026404A (ko) * 2018-08-31 2020-03-11 삼성전자주식회사 반도체 소자
US11705454B2 (en) 2018-08-31 2023-07-18 Samsung Electronics Co, Ltd. Active regions via contacts having various shaped segments off-set from gate via contact
TWI895741B (zh) * 2022-08-10 2025-09-01 台灣積體電路製造股份有限公司 半導體裝置、記憶體裝置、和用於製造記憶體裝置的方法
US12406741B2 (en) 2022-08-10 2025-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor memory devices with backside heater structure

Also Published As

Publication number Publication date
CN104396014A (zh) 2015-03-04
US20140001568A1 (en) 2014-01-02
EP2867922A2 (en) 2015-05-06
WO2014004770A2 (en) 2014-01-03
CN104396014B (zh) 2018-10-09
WO2014004770A3 (en) 2014-03-27
JP2015525969A (ja) 2015-09-07
US9502424B2 (en) 2016-11-22

Similar Documents

Publication Publication Date Title
US9502424B2 (en) Integrated circuit device featuring an antifuse and method of making same
TWI445137B (zh) 單次性可編程記憶體、電子系統、電性熔絲記憶體、可編程電阻式記憶體及其方法
CN102385932B (zh) 单次性可编程存储器、电子系统、电性熔丝存储器及方法
KR101236582B1 (ko) Otp 메모리 및 동작 방법
US7102951B2 (en) OTP antifuse cell and cell array
US10153288B2 (en) Double metal layout for memory cells of a non-volatile memory
US6751150B2 (en) Circuits and method to protect a gate dielectric antifuse
US9754998B2 (en) Semiconductor device and operation method for same
US9842802B2 (en) Integrated circuit device featuring an antifuse and method of making same
US9899100B2 (en) One time programmable (OTP) cell and an OTP memory array using the same
US12354950B2 (en) MIM efuse memory devices and memory array using a metal-based layer between structures
US12176049B2 (en) MIM eFuse memory devices and fabrication method thereof
US20120195091A1 (en) Method and System for Split Threshold Voltage Programmable Bitcells
KR102331812B1 (ko) 이퓨즈
US20150206595A1 (en) Antifuse array architecture
KR20220106681A (ko) 메모리 디바이스 및 이의 제조 방법
WO2015148944A1 (en) Integrated circuit device featuring an antifuse and method of making same
US20240321370A1 (en) Secure anti-fuse one time programmable bit cell design
US9082823B2 (en) Semiconductor device and method of manufacturing the same
Tada et al. Atom switch technology for low-power nonvolatile logic application

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20150126

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20180611

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20190731

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20191028

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20190731

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I