FR3058567B1 - Circuit integre comportant une structure antifusible, et procede de realisation - Google Patents
Circuit integre comportant une structure antifusible, et procede de realisation Download PDFInfo
- Publication number
- FR3058567B1 FR3058567B1 FR1660777A FR1660777A FR3058567B1 FR 3058567 B1 FR3058567 B1 FR 3058567B1 FR 1660777 A FR1660777 A FR 1660777A FR 1660777 A FR1660777 A FR 1660777A FR 3058567 B1 FR3058567 B1 FR 3058567B1
- Authority
- FR
- France
- Prior art keywords
- integrated circuit
- antifouble
- making same
- antifusible
- br1b
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000001465 metallisation Methods 0.000 abstract 2
- 230000015556 catabolic process Effects 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/62—Protection against overvoltage, e.g. fuses, shunts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Le circuit intégré comprend, au dessus d'un substrat, une partie d'interconnexion, comportant plusieurs niveaux de métallisation séparés par une région isolante (RIS). Le circuit intégré comprend en outre au sein de ladite partie d'interconnexion,, au moins une structure antifusible (STR), enrobée dans une partie de ladite région isolante (RIS), la structure antifusible comportant une poutre (PTR) maintenue en deux endroits différents par deux bras (BR1A, BR1B), un corps (BTA) et une zone isolante antifusible (ZSF), la poutre (PTR), le corps (BTA) et les bras (BR1A, BR1B) étant métalliques et situés au sein d'un même niveau de métallisation, ledit corps et ladite poutre étant mutuellement en contact par l'intermédiaire de ladite zone isolante antifusible (ZSF) configurée pour être claquée en présence d'une différence de potentiel de claquage entre ledit corps et ladite poutre.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1660777A FR3058567B1 (fr) | 2016-11-08 | 2016-11-08 | Circuit integre comportant une structure antifusible, et procede de realisation |
CN201720453604.0U CN207217500U (zh) | 2016-11-08 | 2017-04-26 | 集成电路和集成电路系统 |
CN201710282882.9A CN108063131B (zh) | 2016-11-08 | 2017-04-26 | 包括反熔丝结构的集成电路及其制造方法 |
US15/610,323 US10242944B2 (en) | 2016-11-08 | 2017-05-31 | Integrated circuit comprising an antifuse structure and method of realizing |
US16/270,356 US10685912B2 (en) | 2016-11-08 | 2019-02-07 | Integrated circuit comprising an antifuse structure and method of realizing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1660777 | 2016-11-08 | ||
FR1660777A FR3058567B1 (fr) | 2016-11-08 | 2016-11-08 | Circuit integre comportant une structure antifusible, et procede de realisation |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3058567A1 FR3058567A1 (fr) | 2018-05-11 |
FR3058567B1 true FR3058567B1 (fr) | 2019-01-25 |
Family
ID=58213205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1660777A Active FR3058567B1 (fr) | 2016-11-08 | 2016-11-08 | Circuit integre comportant une structure antifusible, et procede de realisation |
Country Status (3)
Country | Link |
---|---|
US (2) | US10242944B2 (fr) |
CN (2) | CN108063131B (fr) |
FR (1) | FR3058567B1 (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3058567B1 (fr) * | 2016-11-08 | 2019-01-25 | Stmicroelectronics (Rousset) Sas | Circuit integre comportant une structure antifusible, et procede de realisation |
US11296101B2 (en) | 2020-03-27 | 2022-04-05 | Sandisk Technologies Llc | Three-dimensional memory device including an inter-tier etch stop layer and method of making the same |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3421574B2 (ja) * | 1998-05-21 | 2003-06-30 | 株式会社東芝 | 半導体装置 |
JP3466929B2 (ja) * | 1998-10-05 | 2003-11-17 | 株式会社東芝 | 半導体装置 |
US6515343B1 (en) * | 1998-11-19 | 2003-02-04 | Quicklogic Corporation | Metal-to-metal antifuse with non-conductive diffusion barrier |
US20030080839A1 (en) * | 2001-10-31 | 2003-05-01 | Wong Marvin Glenn | Method for improving the power handling capacity of MEMS switches |
JP4489651B2 (ja) * | 2005-07-22 | 2010-06-23 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
JP4191202B2 (ja) * | 2006-04-26 | 2008-12-03 | エルピーダメモリ株式会社 | 不揮発性記憶素子を搭載した半導体記憶装置 |
FR2935061A1 (fr) * | 2008-08-13 | 2010-02-19 | St Microelectronics Rousset | Dispositif de detection d'une attaque d'un circuit integre |
FR2984009B1 (fr) * | 2011-12-09 | 2014-01-03 | St Microelectronics Rousset | Dispositif mecanique de commutation electrique integre |
US9502424B2 (en) * | 2012-06-29 | 2016-11-22 | Qualcomm Incorporated | Integrated circuit device featuring an antifuse and method of making same |
CN109326581B (zh) * | 2014-03-24 | 2023-01-10 | 太浩研究有限公司 | 使用间隔体击穿的反熔丝元件 |
CN105826297B (zh) * | 2015-01-06 | 2018-08-10 | 中芯国际集成电路制造(上海)有限公司 | 反熔丝及其形成方法 |
FR3058567B1 (fr) * | 2016-11-08 | 2019-01-25 | Stmicroelectronics (Rousset) Sas | Circuit integre comportant une structure antifusible, et procede de realisation |
-
2016
- 2016-11-08 FR FR1660777A patent/FR3058567B1/fr active Active
-
2017
- 2017-04-26 CN CN201710282882.9A patent/CN108063131B/zh active Active
- 2017-04-26 CN CN201720453604.0U patent/CN207217500U/zh not_active Withdrawn - After Issue
- 2017-05-31 US US15/610,323 patent/US10242944B2/en active Active
-
2019
- 2019-02-07 US US16/270,356 patent/US10685912B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10242944B2 (en) | 2019-03-26 |
CN108063131B (zh) | 2021-03-30 |
CN207217500U (zh) | 2018-04-10 |
FR3058567A1 (fr) | 2018-05-11 |
US20180130740A1 (en) | 2018-05-10 |
US20190172785A1 (en) | 2019-06-06 |
US10685912B2 (en) | 2020-06-16 |
CN108063131A (zh) | 2018-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IL273299B2 (en) | Electrode structure for a field effect transistor | |
IL267922A (en) | Nitride structure with gold-free contact and methods for creating such structures | |
FR3058567B1 (fr) | Circuit integre comportant une structure antifusible, et procede de realisation | |
EP3010038A3 (fr) | Structure de recouvrement pour alimentation ayant des connexion de fils et son procédé de fabrication | |
JP2015026831A5 (ja) | 半導体装置 | |
MA37917B1 (fr) | Vitre dotée d'un élément de raccordement électrique | |
EP2913853A3 (fr) | Dispositif semi-conducteur | |
EP4075491A3 (fr) | Routage de milieu de la ligne (mol) entrante de rail d'alimentation | |
FR2890238B1 (fr) | Structures d'interconnexion en cuivre et procede de fabrication de celles-ci | |
GB2566243A (en) | Techniques to improve reliability in cu interconnects using cu intermetallics | |
IN2014DE02341A (fr) | ||
FR3074360B1 (fr) | Procede d'interconnexion de cellules photovoltaiques avec une electrode pourvue de nanofils metalliques | |
MX2015013100A (es) | Mejora en la conductividad de celdas solares. | |
FR3059153B1 (fr) | Procede de realisation de vias sur substrat flexible | |
FR3082369B1 (fr) | Circuit electrique, bras de commutation et convertisseur de tension | |
TW200631106A (en) | A buffer zone for the prevention of metal migration | |
MX2017000843A (es) | Accesorios de plomeria libres de plomo y bajos en plomo, soldables, y metodos para fabricar los mismos. | |
FR3082050B1 (fr) | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d | |
MA38676A1 (fr) | Système de guidage de fluide pourvu d'une protection contre la corrosion cathodique | |
WO2015179294A3 (fr) | Liaisons de bosses sous forme d'interconnexions de lignes métalliques dans un dispositif à semi-conducteur | |
FR3057394B1 (fr) | Dispositif de protection contre les decharges electrostatiques avec circuit de declenchement distribue | |
FR3018139B1 (fr) | Circuit integre a composants, par exemple transistors nmos, a regions actives a contraintes en compression relachees | |
MA35243B1 (fr) | Contact électrique | |
MX2019010481A (es) | Estructura de contacto de schottky para dispositivos de semiconductores y metodo para formar tal estructura de contacto de schottky. | |
FR3069370B1 (fr) | Circuit integre contenant une structure de leurre |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20180511 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
PLFP | Fee payment |
Year of fee payment: 7 |
|
PLFP | Fee payment |
Year of fee payment: 8 |