FR3082050B1 - Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d - Google Patents
Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d Download PDFInfo
- Publication number
- FR3082050B1 FR3082050B1 FR1854576A FR1854576A FR3082050B1 FR 3082050 B1 FR3082050 B1 FR 3082050B1 FR 1854576 A FR1854576 A FR 1854576A FR 1854576 A FR1854576 A FR 1854576A FR 3082050 B1 FR3082050 B1 FR 3082050B1
- Authority
- FR
- France
- Prior art keywords
- semiconductor layer
- upper semiconductor
- circuit
- improved contact
- internal via
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000004377 microelectronic Methods 0.000 abstract 1
- 229910021332 silicide Inorganic materials 0.000 abstract 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Structure de connexion pour dispositif microélectronique à couches semi-conductrices superposées comportant un via conducteur qui relie une face inférieure d'une couche semi-conductrice supérieure et une zone conductrice sous-jacente , ladite structure de connexion comportant en outre une zone de siliciure en contact avec une face inférieure ou d'une face interne de la couche de la couche semiconductrice supérieure.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1854576A FR3082050B1 (fr) | 2018-05-29 | 2018-05-29 | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d |
US16/422,391 US10930562B2 (en) | 2018-05-29 | 2019-05-24 | Internal via with improved contact for upper semi-conductor layer of a 3D circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1854576A FR3082050B1 (fr) | 2018-05-29 | 2018-05-29 | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d |
FR1854576 | 2018-05-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3082050A1 FR3082050A1 (fr) | 2019-12-06 |
FR3082050B1 true FR3082050B1 (fr) | 2020-09-04 |
Family
ID=63963098
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1854576A Active FR3082050B1 (fr) | 2018-05-29 | 2018-05-29 | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d |
Country Status (2)
Country | Link |
---|---|
US (1) | US10930562B2 (fr) |
FR (1) | FR3082050B1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11335774B2 (en) * | 2019-10-18 | 2022-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Contact structure for semiconductor device and method |
US11476248B2 (en) * | 2019-12-26 | 2022-10-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three dimensional integrated circuit and fabrication thereof |
US20220199468A1 (en) * | 2020-12-23 | 2022-06-23 | Intel Corporation | Self-aligned interconnect structures and methods of fabrication |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7030651B2 (en) * | 2003-12-04 | 2006-04-18 | Viciciv Technology | Programmable structured arrays |
KR100684894B1 (ko) * | 2005-04-18 | 2007-02-20 | 삼성전자주식회사 | 적층된 트랜지스터들을 구비하는 반도체 장치의 형성 방법 |
KR100891963B1 (ko) * | 2007-02-02 | 2009-04-08 | 삼성전자주식회사 | 단일 트랜지스터 디램 소자 및 그 형성방법 |
JP2011210744A (ja) * | 2010-03-26 | 2011-10-20 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2012064657A (ja) * | 2010-09-14 | 2012-03-29 | Toshiba Corp | 半導体装置 |
US9508685B2 (en) * | 2014-07-29 | 2016-11-29 | Empire Technology Development Llc | Vertically integrated wafers with thermal dissipation |
FR3027449B1 (fr) * | 2014-10-21 | 2017-10-20 | Commissariat Energie Atomique | Procede ameliore de realisation d'interconnexions pour circuit integre 3d |
FR3042910B1 (fr) * | 2015-10-27 | 2018-03-09 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Interconnexions a base d'alliage de semi-conducteur et de metal pour circuit 3d |
US10262945B2 (en) * | 2016-11-28 | 2019-04-16 | Sandisk Technologies Llc | Three-dimensional array device having a metal containing barrier and method of making thereof |
-
2018
- 2018-05-29 FR FR1854576A patent/FR3082050B1/fr active Active
-
2019
- 2019-05-24 US US16/422,391 patent/US10930562B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10930562B2 (en) | 2021-02-23 |
FR3082050A1 (fr) | 2019-12-06 |
US20190371671A1 (en) | 2019-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3082050B1 (fr) | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d | |
SG10201805060XA (en) | Semiconductor device and method of manufacturing the same | |
GB2529582A (en) | Monolithic three-dimensional (3D) ICs with local inter-level interconnects | |
MY195186A (en) | Nitride Structures Having Low Capacitance Gate Contacts Integrated with Copper Damascene Structures | |
EP2040301A3 (fr) | Dispositif semi-conducteur et son procédé de fabrication | |
TW200636999A (en) | Thick semi-insulating or insulating epitaxial gallium nitride layers and devices incorporating same | |
SG10201805781QA (en) | Semiconductor memory device and method of fabricating the same | |
IL267922A (en) | Nitride structure with gold-free contact and methods for creating such structures | |
JP2015226056A5 (fr) | ||
WO2016123609A3 (fr) | Étanchéité localisée de structures d'interconnexion dans de petits espaces | |
SG10201803458SA (en) | Semiconductor memory device and method of manufacturing the same | |
TW201712837A (en) | Bottom-up selective dielectric cross-linking to prevent via landing shorts | |
EP3331027A3 (fr) | Transistor à mobilité électronique élevée et à interconnexion enterrée | |
JP2014170940A5 (fr) | ||
SG10201804431UA (en) | Semiconductor device including a gate insulation pattern and a gate electrode pattern | |
SG10201804042RA (en) | Semiconductor Memory Devices | |
SG10201803467SA (en) | Semiconductor device | |
US9147642B2 (en) | Integrated circuit device | |
FR3059467B1 (fr) | Transistor a heterojonction a structure verticale | |
JP2018046253A5 (fr) | ||
TW200644163A (en) | Multilevel semiconductor devices and methods of manufacturing the same | |
SG11201907932UA (en) | Semiconductor memory device | |
JP2015230959A5 (fr) | ||
TW200713580A (en) | Semiconductor devices | |
EP2963695A3 (fr) | Dispositif électrique multicouches |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20191206 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
PLFP | Fee payment |
Year of fee payment: 7 |