KR100891963B1 - 단일 트랜지스터 디램 소자 및 그 형성방법 - Google Patents
단일 트랜지스터 디램 소자 및 그 형성방법 Download PDFInfo
- Publication number
- KR100891963B1 KR100891963B1 KR1020070011085A KR20070011085A KR100891963B1 KR 100891963 B1 KR100891963 B1 KR 100891963B1 KR 1020070011085 A KR1020070011085 A KR 1020070011085A KR 20070011085 A KR20070011085 A KR 20070011085A KR 100891963 B1 KR100891963 B1 KR 100891963B1
- Authority
- KR
- South Korea
- Prior art keywords
- interlayer insulating
- bit line
- insulating layer
- drain region
- line contact
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 81
- 239000010410 layer Substances 0.000 claims abstract description 357
- 239000011229 interlayer Substances 0.000 claims abstract description 226
- 239000004065 semiconductor Substances 0.000 claims abstract description 142
- 239000000758 substrate Substances 0.000 claims abstract description 54
- 230000000149 penetrating effect Effects 0.000 claims description 34
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 12
- 229920005591 polysilicon Polymers 0.000 claims description 12
- 238000010438 heat treatment Methods 0.000 claims description 6
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 125000006850 spacer group Chemical group 0.000 description 24
- 238000005468 ion implantation Methods 0.000 description 12
- 230000010354 integration Effects 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 239000012212 insulator Substances 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 230000004048 modification Effects 0.000 description 6
- 238000012986 modification Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 238000009825 accumulation Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- E—FIXED CONSTRUCTIONS
- E02—HYDRAULIC ENGINEERING; FOUNDATIONS; SOIL SHIFTING
- E02B—HYDRAULIC ENGINEERING
- E02B5/00—Artificial water canals, e.g. irrigation canals
- E02B5/08—Details, e.g. gates, screens
- E02B5/085—Arresting devices for waterborne materials, e.g. gratings
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01D—SEPARATION
- B01D29/00—Filters with filtering elements stationary during filtration, e.g. pressure or suction filters, not covered by groups B01D24/00 - B01D27/00; Filtering elements therefor
- B01D29/62—Regenerating the filter material in the filter
- B01D29/64—Regenerating the filter material in the filter by scrapers, brushes, nozzles, or the like, acting on the cake side of the filtering element
- B01D29/6469—Regenerating the filter material in the filter by scrapers, brushes, nozzles, or the like, acting on the cake side of the filtering element scrapers
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01D—SEPARATION
- B01D35/00—Filtering devices having features not specifically covered by groups B01D24/00 - B01D33/00, or for applications not specifically covered by groups B01D24/00 - B01D33/00; Auxiliary devices for filtration; Filter housing constructions
- B01D35/02—Filters adapted for location in special places, e.g. pipe-lines, pumps, stop-cocks
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B01—PHYSICAL OR CHEMICAL PROCESSES OR APPARATUS IN GENERAL
- B01D—SEPARATION
- B01D35/00—Filtering devices having features not specifically covered by groups B01D24/00 - B01D33/00, or for applications not specifically covered by groups B01D24/00 - B01D33/00; Auxiliary devices for filtration; Filter housing constructions
- B01D35/16—Cleaning-out devices, e.g. for removing the cake from the filter casing or for evacuating the last remnants of liquid
-
- E—FIXED CONSTRUCTIONS
- E03—WATER SUPPLY; SEWERAGE
- E03F—SEWERS; CESSPOOLS
- E03F5/00—Sewerage structures
- E03F5/14—Devices for separating liquid or solid substances from sewage, e.g. sand or sludge traps, rakes or grates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Structural Engineering (AREA)
- Civil Engineering (AREA)
- Mechanical Engineering (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Hydrology & Water Resources (AREA)
- Public Health (AREA)
- Water Supply & Treatment (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (19)
- 절연막을 포함하는 기판;상기 절연막 상에 제공되며, 상기 절연막에 접촉하는 제 1 소오스 영역 및 제 1 드레인 영역, 상기 제 1 소오스 영역 및 상기 제 1 드레인 영역 사이의 제 1 플로팅 바디를 포함하는 제 1 반도체층;상기 제 1 플로팅 바디를 덮는 제 1 게이트 패턴;상기 제 1 게이트 패턴을 덮는 제 1 층간 절연막;상기 제 1 층간 절연막 상에 제공되며, 상기 제 1 층간 절연막에 접촉하는 제 2 소오스 영역 및 제 2 드레인 영역, 상기 제 2 소오스 영역 및 상기 제 2 드레인 영역 사이의 제 2 플로팅 바디를 포함하는 제 2 반도체층; 및상기 제 2 플로팅 바디를 덮는 제 2 게이트 패턴을 포함하되,상기 제 1 반도체층의 적어도 하나의 영역과 상기 제 2 반도체층의 적어도 하나의 영역은 서로 연결되는 단일 트랜지스터 디램 소자.
- 청구항 1에 있어서,상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역과 상기 제 2 드레인 영역을 연결하는 비트 라인 콘택을 더 포함하는 단일 트랜지스터 디램 소자.
- 청구항 2에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 더 포함하고,상기 비트 라인 콘택은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택; 및상기 제 2 층간 절연막 및 상기 제 2 드레인 영역을 관통하며, 상기 제 1 비트 라인 콘택의 상부면에 접촉하는 제 2 비트 라인 콘택을 포함하는 단일 트랜지스터 디램 소자.
- 청구항 2에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 더 포함하고,상기 비트 라인 콘택은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택; 및상기 제 2 층간 절연막, 상기 제 2 드레인 영역 및 상기 제 1 비트 라인 콘택을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 2 비트 라인 콘택을 포함하는 단일 트랜지스터 디램 소자.
- 청구항 2에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막; 및상기 비트 라인 콘택과 연결되는 상기 제 2 층간 절연막 상의 비트 라인을 더 포함하되,상기 제 1 소오스 영역과 상기 제 2 소오스 영역은 상기 비트 라인과 교차하는 라인 형태인 단일 트랜지스터 디램 소자.
- 청구항 1에 있어서,상기 제 1 층간 절연막을 관통하며, 상기 제 1 소오스 영역과 상기 제 2 소오스 영역을 연결하는 소오스 라인 콘택을 더 포함하는 단일 트랜지스터 디램 소자.
- 청구항 6에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막;상기 제 2 층간 절연막 상의 제 3 층간 절연막; 및상기 제 3 층간 절연막, 상기 제 2 층간 절연막 및 상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역과 상기 제 2 드레인 영역을 연결하는 비트 라인 콘택을 더 포함하는 단일 트랜지스터 디램 소자.
- 청구항 7에 있어서,상기 비트 라인 콘택은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택; 및상기 제 3 층간 절연막, 상기 제 2 층간 절연막 및 상기 제 2 드레인 영역을 관통하며, 상기 제 1 비트 라인 콘택의 상부면에 접촉하는 제 2 비트 라인 콘택을 포함하는 단일 트랜지스터 디램 소자.
- 청구항 7에 있어서,상기 비트 라인 콘택은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택; 및상기 제 3 층간 절연막, 상기 제 2 층간 절연막, 상기 제 2 드레인 영역 및 상기 제 1 비트 라인 콘택을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 2 비트 라인 콘택을 포함하는 단일 트랜지스터 디램 소자.
- 청구항 7에 있어서,상기 제 3 층간 절연막 상에 상기 비트 라인 콘택과 연결되는 비트 라인; 및상기 제 2 층간 절연막 상에, 상기 비트 라인과 교차하며 상기 소오스 라인 콘택과 연결되는 소오스 라인을 더 포함하는 단일 트랜지스터 디램 소자.
- 절연막 및 제 1 반도체층을 포함하는 기판을 준비하는 것;상기 제 1 반도체층 상에 제 1 게이트 패턴을 형성하는 것;상기 제 1 게이트 패턴에 인접한 상기 제 1 반도체층에, 상기 절연막에 접촉하는 제 1 소오스 영역 및 제 1 드레인 영역, 그리고 상기 제 1 소오스 영역 및 상기 제 1 드레인 영역 사이의 제 1 플로팅 바디를 형성하는 것;상기 제 1 게이트 패턴을 덮는 제 1 층간 절연막을 형성하는 것;상기 제 1 층간 절연막 상에 제 2 반도체층을 형성하는 것;상기 제 2 반도체층 상에 제 2 게이트 패턴을 형성하는 것; 그리고상기 제 2 게이트 패턴에 인접한 상기 제 2 반도체층에, 상기 제 1 층간 절연막에 접촉하는 제 2 소오스 영역 및 제 2 드레인 영역, 그리고 상기 제 2 소오스 영역 및 상기 제 2 드레인 영역 사이의 제 2 플로팅 바디를 형성하는 것을 포함하되,상기 제 1 게이트 패턴 및 상기 제 2 게이트 패턴은 각각 상기 제 1 플로팅 바디 및 상기 제 2 플로팅 바디 상에 형성되고,상기 제 1 반도체층의 적어도 하나의 영역과 상기 제 2 반도체층의 적어도 하나의 영역은 서로 연결되도록 형성되는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 11에 있어서,상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역과 상기 제 2 드레인 영역을 연결하는 비트 라인 콘택을 형성하는 것을 더 포함하는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 12에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 형성하는 것을 더 포함하고,상기 비트 라인 콘택을 형성하는 것은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택을 형성하는 것; 그리고상기 제 2 드레인 영역 및 상기 제 2 층간 절연막을 관통하며, 상기 제 1 비트 라인 콘택과 접촉하는 제 2 비트 라인 콘택을 형성하는 것을 포함하되,상기 제 1 비트 라인 콘택은 선택적 에피택시얼 성장 방법으로 형성되는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 13에 있어서,상기 제 2 반도체층을 형성하는 것은:상기 제 1 층간 절연막 상에, 상기 제 1 비트 라인 콘택에 접촉하는 비정질 실리콘층 또는 폴리 실리콘층을 형성하는 것; 그리고상기 비정질 실리콘층 또는 폴리 실리콘층을 열처리하여 결정화하는 것을 포함하는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 12에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 형성하는 것을 더 포함하고,상기 비트 라인 콘택을 형성하는 것은:상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역에 접촉하는 제 1 비트 라인 콘택을 형성하는 것; 그리고상기 제 2 층간 절연막, 상기 제 2 드레인 영역 및 상기 제 1 비트 라인 콘택을 관통하며, 상기 제 1 드레인 영역과 접촉하는 제 2 비트 라인 콘택을 형성하는 것을 포함하되,상기 제 1 비트 라인 콘택은 선택적 에피택시얼 성장 방법으로 형성되는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 12에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 형성하는 것을 더 포함하고,상기 비트 라인 콘택과 연결되는 상기 제 2 층간 절연막 상의 비트 라인을 형성하는 것을 더 포함하되,상기 제 1 소오스 영역과 상기 제 2 소오스 영역은 상기 비트 라인과 교차하는 라인 형태로 형성되는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 11에 있어서,상기 제 1 층간 절연막을 관통하며, 상기 제 1 소오스 영역과 상기 제 2 소오스 영역을 연결하는 소오스 라인 콘택을 형성하는 것을 더 포함하는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 17에 있어서,상기 제 2 게이트 패턴을 덮는 제 2 층간 절연막을 형성하는 것을 더 포함하고,상기 제 2 층간 절연막 상에 제 3 층간 절연막을 형성하는 것; 그리고상기 제 3 층간 절연막, 상기 제 2 층간 절연막 및 상기 제 1 층간 절연막을 관통하며, 상기 제 1 드레인 영역과 상기 제 2 드레인 영역을 연결하는 비트 라인 콘택을 형성하는 것을 더 포함하는 단일 트랜지스터 디램 소자의 형성방법.
- 청구항 18에 있어서,상기 제 3 층간 절연막 상에 상기 비트 라인 콘택과 연결되는 비트 라인을 형성하는 것; 그리고상기 제 2 층간 절연막 상에, 상기 비트 라인과 교차하며 상기 소오스 라인 콘택과 연결되는 소오스 라인을 형성하는 것을 더 포함하는 단일 트랜지스터 디램 소자의 형성방법.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070011085A KR100891963B1 (ko) | 2007-02-02 | 2007-02-02 | 단일 트랜지스터 디램 소자 및 그 형성방법 |
US12/024,459 US7795651B2 (en) | 2007-02-02 | 2008-02-01 | One transistor DRAM device and method of forming the same |
US12/842,703 US8168530B2 (en) | 2007-02-02 | 2010-07-23 | Methods of forming one transistor DRAM devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020070011085A KR100891963B1 (ko) | 2007-02-02 | 2007-02-02 | 단일 트랜지스터 디램 소자 및 그 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20080072385A KR20080072385A (ko) | 2008-08-06 |
KR100891963B1 true KR100891963B1 (ko) | 2009-04-08 |
Family
ID=39675414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020070011085A KR100891963B1 (ko) | 2007-02-02 | 2007-02-02 | 단일 트랜지스터 디램 소자 및 그 형성방법 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7795651B2 (ko) |
KR (1) | KR100891963B1 (ko) |
Families Citing this family (162)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101406604B1 (ko) * | 2007-01-26 | 2014-06-11 | 마이크론 테크놀로지, 인코포레이티드 | 게이트형 바디 영역으로부터 격리되는 소스/드레인 영역을 포함하는 플로팅-바디 dram 트랜지스터 |
KR100978911B1 (ko) * | 2008-02-28 | 2010-08-31 | 삼성전자주식회사 | 반도체 장치 및 그의 형성방법 |
JP4600576B2 (ja) * | 2008-05-08 | 2010-12-15 | 株式会社デンソー | 半導体装置およびその製造方法 |
KR101037501B1 (ko) * | 2008-10-30 | 2011-05-26 | 주식회사 하이닉스반도체 | 고집적 반도체 기억 장치 |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11984445B2 (en) | 2009-10-12 | 2024-05-14 | Monolithic 3D Inc. | 3D semiconductor devices and structures with metal layers |
US8026521B1 (en) * | 2010-10-11 | 2011-09-27 | Monolithic 3D Inc. | Semiconductor device and structure |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US10290682B2 (en) * | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11984438B2 (en) | 2010-10-13 | 2024-05-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
JP5981711B2 (ja) * | 2011-12-16 | 2016-08-31 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
KR102472875B1 (ko) * | 2013-12-26 | 2022-12-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9281305B1 (en) * | 2014-12-05 | 2016-03-08 | National Applied Research Laboratories | Transistor device structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11978731B2 (en) | 2015-09-21 | 2024-05-07 | Monolithic 3D Inc. | Method to produce a multi-level semiconductor memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
WO2017053329A1 (en) | 2015-09-21 | 2017-03-30 | Monolithic 3D Inc | 3d semiconductor device and structure |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US11991884B1 (en) | 2015-10-24 | 2024-05-21 | Monolithic 3D Inc. | 3D semiconductor device and structure with logic and memory |
US12016181B2 (en) | 2015-10-24 | 2024-06-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with logic and memory |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9941200B1 (en) * | 2016-09-26 | 2018-04-10 | Stmicroelectronics (Crolles 2) Sas | Contact trench between stacked semiconductor substrates |
US10199409B2 (en) | 2016-09-26 | 2019-02-05 | Stmicroelectronics (Crolles 2) Sas | Trench between stacked semiconductor substrates making contact with source-drain region |
WO2018063396A1 (en) * | 2016-09-30 | 2018-04-05 | Intel Corporation | Vertical interconnect methods for stacked device architectures using direct self assembly with high operational parallelization and improved scalability |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
WO2019132863A1 (en) * | 2017-12-26 | 2019-07-04 | Intel Corporation | Stacked transistors with contact last |
US10468414B2 (en) | 2017-12-28 | 2019-11-05 | Samsung Electronics Co., Ltd. | Semiconductor memory devices |
WO2019172879A1 (en) | 2018-03-05 | 2019-09-12 | Intel Corporation | Metallization structures for stacked device connectivity and their methods of fabrication |
KR102416099B1 (ko) | 2018-03-28 | 2022-07-01 | 에스케이하이닉스 주식회사 | 반도체 메모리 소자, 이의 구동 방법 및 이의 제조 방법 |
FR3082050B1 (fr) | 2018-05-29 | 2020-09-04 | Commissariat Energie Atomique | Via interne avec contact ameliore pour couche semi-conductrice superieure d'un circuit 3d |
US11538808B2 (en) | 2018-09-07 | 2022-12-27 | Intel Corporation | Structures and methods for memory cells |
US11295786B2 (en) | 2019-02-06 | 2022-04-05 | Applied Materials, Inc. | 3D dram structure with high mobility channel |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
CN118119176A (zh) * | 2022-11-30 | 2024-05-31 | 华为技术有限公司 | 一种存储阵列、存储器及电子设备 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20040086345A (ko) * | 2002-02-06 | 2004-10-08 | 인피네온 테크놀로지스 아게 | 캐패시터없는 1-트랜지스터 dram 셀 및 그의 제조방법과, 1-트랜지스터 dram 셀을 포함하는 배열물 |
KR20060104794A (ko) * | 2005-03-31 | 2006-10-09 | 삼성전자주식회사 | 리세스 채널 트랜지스터 구조를 갖는 단일 트랜지스터플로팅 바디 디램 셀 및 그 제조방법 |
KR20080008909A (ko) * | 2006-07-21 | 2008-01-24 | 주식회사 하이닉스반도체 | 벌크 실리콘을 이용한 더블 게이트 1-트랜지스터 디램 셀과이를 구비한 디램 소자 및 그의 제조방법 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5573961A (en) * | 1995-11-09 | 1996-11-12 | Taiwan Semiconductor Manufacturing Company Ltd. | Method of making a body contact for a MOSFET device fabricated in an SOI layer |
US6153933A (en) * | 1997-09-05 | 2000-11-28 | Advanced Micro Devices, Inc. | Elimination of residual materials in a multiple-layer interconnect structure |
JP3808763B2 (ja) | 2001-12-14 | 2006-08-16 | 株式会社東芝 | 半導体メモリ装置およびその製造方法 |
KR100640641B1 (ko) | 2004-10-26 | 2006-10-31 | 삼성전자주식회사 | 적층된 메모리 셀을 구비하는 반도체 메모리 장치 및적층된 메모리 셀의 형성 방법 |
US7453716B2 (en) * | 2004-10-26 | 2008-11-18 | Samsung Electronics Co., Ltd | Semiconductor memory device with stacked control transistors |
KR100621633B1 (ko) * | 2005-04-18 | 2006-09-19 | 삼성전자주식회사 | 적층된 트랜지스터들을 구비하는 반도체 장치의 형성 방법및 그에 의해 형성된 반도체 장치 |
KR100630760B1 (ko) | 2005-08-17 | 2006-10-02 | 삼성전자주식회사 | 다층 트랜지스터 및 그 제조방법 |
-
2007
- 2007-02-02 KR KR1020070011085A patent/KR100891963B1/ko active IP Right Grant
-
2008
- 2008-02-01 US US12/024,459 patent/US7795651B2/en active Active
-
2010
- 2010-07-23 US US12/842,703 patent/US8168530B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20040086345A (ko) * | 2002-02-06 | 2004-10-08 | 인피네온 테크놀로지스 아게 | 캐패시터없는 1-트랜지스터 dram 셀 및 그의 제조방법과, 1-트랜지스터 dram 셀을 포함하는 배열물 |
KR20060104794A (ko) * | 2005-03-31 | 2006-10-09 | 삼성전자주식회사 | 리세스 채널 트랜지스터 구조를 갖는 단일 트랜지스터플로팅 바디 디램 셀 및 그 제조방법 |
KR20080008909A (ko) * | 2006-07-21 | 2008-01-24 | 주식회사 하이닉스반도체 | 벌크 실리콘을 이용한 더블 게이트 1-트랜지스터 디램 셀과이를 구비한 디램 소자 및 그의 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
US20080185648A1 (en) | 2008-08-07 |
US7795651B2 (en) | 2010-09-14 |
US20100330752A1 (en) | 2010-12-30 |
US8168530B2 (en) | 2012-05-01 |
KR20080072385A (ko) | 2008-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100891963B1 (ko) | 단일 트랜지스터 디램 소자 및 그 형성방법 | |
US10297612B2 (en) | Vertical ferroelectric field effect transistor constructions, constructions comprising a pair of vertical ferroelectric field effect transistors, vertical strings of ferroelectric field effect transistors, and vertical strings of laterally opposing pairs of vertical ferroelectric field effect transistors | |
US10777500B2 (en) | Arrays of memory cells individually comprising a capacitor and a transistor and methods of forming such arrays | |
US8154068B2 (en) | Non-volatile semiconductor storage device and method of manufacturing the same | |
US20220130845A1 (en) | Array Of Capacitors, Array Of Memory Cells, Methods Of Forming An Array Of Capacitors, And Methods Of Forming An Array Of Memory Cells | |
CN108538845A (zh) | 包括应力消除区域的半导体存储器件 | |
US10998027B2 (en) | Memory circuitry | |
US11177266B2 (en) | Array of capacitors, an array of memory cells, a method of forming an array of capacitors, and a method of forming an array of memory cells | |
US20220278001A1 (en) | Array Of Vertical Transistors, An Array Of Memory Cells Comprising An Array Of Vertical Transistors, And A Method Used In Forming An Array Of Vertical Transistors | |
CN1828900B (zh) | 含具有垂直栅电极的晶体管的半导体器件及其制造方法 | |
US10818665B2 (en) | Array of recessed access devices and an array of memory cells individually comprising a capacitor and a transistor | |
US20190088488A1 (en) | Method for manufacturing semiconductor device | |
US20100176451A1 (en) | Semiconductor | |
JPH05121693A (ja) | 半導体メモリセル | |
JPH03218665A (ja) | 半導体メモリ装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130228 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20140228 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20150302 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20170228 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20180228 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20190228 Year of fee payment: 11 |