KR101576815B1 - 반도체 기판의 제작 방법 - Google Patents

반도체 기판의 제작 방법 Download PDF

Info

Publication number
KR101576815B1
KR101576815B1 KR1020090092181A KR20090092181A KR101576815B1 KR 101576815 B1 KR101576815 B1 KR 101576815B1 KR 1020090092181 A KR1020090092181 A KR 1020090092181A KR 20090092181 A KR20090092181 A KR 20090092181A KR 101576815 B1 KR101576815 B1 KR 101576815B1
Authority
KR
South Korea
Prior art keywords
insulating film
semiconductor layer
single crystal
substrate
crystal semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020090092181A
Other languages
English (en)
Korean (ko)
Other versions
KR20100036209A (ko
Inventor
모토무 쿠라타
신야 사사가와
타이가 무라오카
Original Assignee
가부시키가이샤 한도오따이 에네루기 켄큐쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 한도오따이 에네루기 켄큐쇼 filed Critical 가부시키가이샤 한도오따이 에네루기 켄큐쇼
Publication of KR20100036209A publication Critical patent/KR20100036209A/ko
Application granted granted Critical
Publication of KR101576815B1 publication Critical patent/KR101576815B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Thin Film Transistor (AREA)
  • Element Separation (AREA)
KR1020090092181A 2008-09-29 2009-09-29 반도체 기판의 제작 방법 Expired - Fee Related KR101576815B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP-P-2008-251335 2008-09-29
JP2008251335 2008-09-29

Publications (2)

Publication Number Publication Date
KR20100036209A KR20100036209A (ko) 2010-04-07
KR101576815B1 true KR101576815B1 (ko) 2015-12-11

Family

ID=42057899

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020090092181A Expired - Fee Related KR101576815B1 (ko) 2008-09-29 2009-09-29 반도체 기판의 제작 방법

Country Status (5)

Country Link
US (1) US8383491B2 (enExample)
JP (1) JP5666794B2 (enExample)
KR (1) KR101576815B1 (enExample)
SG (1) SG160302A1 (enExample)
TW (1) TWI529805B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5142831B2 (ja) * 2007-06-14 2013-02-13 株式会社半導体エネルギー研究所 半導体装置及びその作製方法
US20120021588A1 (en) * 2010-07-23 2012-01-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate and semiconductor device
TWI500118B (zh) * 2010-11-12 2015-09-11 Semiconductor Energy Lab 半導體基底之製造方法
US8842358B2 (en) 2012-08-01 2014-09-23 Gentex Corporation Apparatus, method, and process with laser induced channel edge
AT515945B1 (de) * 2014-09-05 2016-01-15 Piezocryst Advanced Sensorics Sensorelement
US11127601B2 (en) 2019-05-21 2021-09-21 Applied Materials, Inc. Phosphorus fugitive emission control
CN112599470B (zh) * 2020-12-08 2024-10-29 上海新昇半导体科技有限公司 一种绝缘体上硅结构及其方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005252244A (ja) 2004-02-03 2005-09-15 Ishikawajima Harima Heavy Ind Co Ltd 半導体基板の製造方法
US20070281172A1 (en) 2006-05-31 2007-12-06 James Gregory Couillard Semiconductor on insulator structure made using radiation annealing
US20080200010A1 (en) 2003-01-09 2008-08-21 Sumco Corporation Method for Manufacturing Bonded Wafer

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0469630B1 (en) 1990-08-03 2002-05-08 Canon Kabushiki Kaisha Process for preparing a semiconductor body
US5750000A (en) 1990-08-03 1998-05-12 Canon Kabushiki Kaisha Semiconductor member, and process for preparing same and semiconductor device formed by use of same
CA2069038C (en) 1991-05-22 1997-08-12 Kiyofumi Sakaguchi Method for preparing semiconductor member
CN1132223C (zh) 1995-10-06 2003-12-24 佳能株式会社 半导体衬底及其制造方法
US6054363A (en) 1996-11-15 2000-04-25 Canon Kabushiki Kaisha Method of manufacturing semiconductor article
SG65697A1 (en) 1996-11-15 1999-06-22 Canon Kk Process for producing semiconductor article
JP3324469B2 (ja) * 1997-09-26 2002-09-17 信越半導体株式会社 Soiウエーハの製造方法ならびにこの方法で製造されるsoiウエーハ
JPH11163363A (ja) 1997-11-22 1999-06-18 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JPH11307472A (ja) 1998-04-23 1999-11-05 Shin Etsu Handotai Co Ltd 水素イオン剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ
JP4379927B2 (ja) * 1998-05-27 2009-12-09 信越半導体株式会社 Soiウエーハの製造方法およびsoiウエーハ
JP2000012864A (ja) 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US20020089016A1 (en) 1998-07-10 2002-07-11 Jean-Pierre Joly Thin layer semi-conductor structure comprising a heat distribution layer
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
JP4476390B2 (ja) 1998-09-04 2010-06-09 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2000124092A (ja) 1998-10-16 2000-04-28 Shin Etsu Handotai Co Ltd 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ
JP4379943B2 (ja) * 1999-04-07 2009-12-09 株式会社デンソー 半導体基板の製造方法および半導体基板製造装置
EP1212787B1 (en) 1999-08-10 2014-10-08 Silicon Genesis Corporation A cleaving process to fabricate multilayered substrates using low implantation doses
US6703254B2 (en) 2000-08-22 2004-03-09 Mitsui Chemicals, Inc. Method for manufacturing semiconductor laser device
US6566278B1 (en) 2000-08-24 2003-05-20 Applied Materials Inc. Method for densification of CVD carbon-doped silicon oxide films through UV irradiation
JP4507395B2 (ja) 2000-11-30 2010-07-21 セイコーエプソン株式会社 電気光学装置用素子基板の製造方法
US6583440B2 (en) 2000-11-30 2003-06-24 Seiko Epson Corporation Soi substrate, element substrate, semiconductor device, electro-optical apparatus, electronic equipment, method of manufacturing the soi substrate, method of manufacturing the element substrate, and method of manufacturing the electro-optical apparatus
JP2005251912A (ja) * 2004-03-03 2005-09-15 Seiko Epson Corp 複合半導体基板の製造方法、複合半導体基板、電気光学装置および電子機器
JP4730581B2 (ja) 2004-06-17 2011-07-20 信越半導体株式会社 貼り合わせウェーハの製造方法
KR100885572B1 (ko) 2004-09-14 2009-02-24 도시바 마쯔시따 디스플레이 테크놀로지 컴퍼니, 리미티드 디스플레이, 어레이 기판, 및 디스플레이 제조 방법
JP4977999B2 (ja) * 2005-11-21 2012-07-18 株式会社Sumco 貼合せ基板の製造方法及びその方法で製造された貼合せ基板
US7608521B2 (en) 2006-05-31 2009-10-27 Corning Incorporated Producing SOI structure using high-purity ion shower
US7811900B2 (en) 2006-09-08 2010-10-12 Silicon Genesis Corporation Method and structure for fabricating solar cells using a thick layer transfer process
JP5463017B2 (ja) * 2007-09-21 2014-04-09 株式会社半導体エネルギー研究所 基板の作製方法
JP5411438B2 (ja) * 2008-03-18 2014-02-12 信越化学工業株式会社 Soi基板の製造方法
US8003483B2 (en) 2008-03-18 2011-08-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080200010A1 (en) 2003-01-09 2008-08-21 Sumco Corporation Method for Manufacturing Bonded Wafer
JP2005252244A (ja) 2004-02-03 2005-09-15 Ishikawajima Harima Heavy Ind Co Ltd 半導体基板の製造方法
US20070281172A1 (en) 2006-05-31 2007-12-06 James Gregory Couillard Semiconductor on insulator structure made using radiation annealing

Also Published As

Publication number Publication date
US20100081253A1 (en) 2010-04-01
TW201030850A (en) 2010-08-16
TWI529805B (zh) 2016-04-11
SG160302A1 (en) 2010-04-29
JP2010103515A (ja) 2010-05-06
JP5666794B2 (ja) 2015-02-12
US8383491B2 (en) 2013-02-26
KR20100036209A (ko) 2010-04-07

Similar Documents

Publication Publication Date Title
KR101596454B1 (ko) Soi 기판의 제작 방법
KR101629193B1 (ko) Soi 기판의 제작 방법
KR101484490B1 (ko) Soi 기판의 제조 방법
US8383487B2 (en) Method for manufacturing SOI substrate
KR101574138B1 (ko) Soi 기판의 제조방법
JP5568260B2 (ja) Soi基板の作製方法
JP5354900B2 (ja) 半導体基板の作製方法
KR101576815B1 (ko) 반도체 기판의 제작 방법
JP5478166B2 (ja) 半導体装置の作製方法
KR101661705B1 (ko) Soi 기판의 제작 방법 및 반도체 장치의 제작 방법
KR101570991B1 (ko) 반도체장치의 제조방법

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20181115

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20201208

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20201208

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000