KR101101550B1 - 솔더 볼 및 반도체 패키지 - Google Patents
솔더 볼 및 반도체 패키지 Download PDFInfo
- Publication number
- KR101101550B1 KR101101550B1 KR1020090086585A KR20090086585A KR101101550B1 KR 101101550 B1 KR101101550 B1 KR 101101550B1 KR 1020090086585 A KR1020090086585 A KR 1020090086585A KR 20090086585 A KR20090086585 A KR 20090086585A KR 101101550 B1 KR101101550 B1 KR 101101550B1
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor chip
- underfill
- substrate
- core
- solder ball
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090086585A KR101101550B1 (ko) | 2009-09-14 | 2009-09-14 | 솔더 볼 및 반도체 패키지 |
JP2009272223A JP5159750B2 (ja) | 2009-09-14 | 2009-11-30 | 半田ボール及び半導体パッケージ |
JP2012024479A JP2012089898A (ja) | 2009-09-14 | 2012-02-07 | 半田ボール及び半導体パッケージ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090086585A KR101101550B1 (ko) | 2009-09-14 | 2009-09-14 | 솔더 볼 및 반도체 패키지 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20110028939A KR20110028939A (ko) | 2011-03-22 |
KR101101550B1 true KR101101550B1 (ko) | 2012-01-02 |
Family
ID=43934981
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020090086585A KR101101550B1 (ko) | 2009-09-14 | 2009-09-14 | 솔더 볼 및 반도체 패키지 |
Country Status (2)
Country | Link |
---|---|
JP (2) | JP5159750B2 (ja) |
KR (1) | KR101101550B1 (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101101550B1 (ko) * | 2009-09-14 | 2012-01-02 | 삼성전기주식회사 | 솔더 볼 및 반도체 패키지 |
KR102026227B1 (ko) * | 2012-12-13 | 2019-11-04 | 엘지이노텍 주식회사 | 패키지 온 패키지형 반도체 패키지 및 그 제조방법 |
KR102134019B1 (ko) | 2013-11-25 | 2020-07-14 | 에스케이하이닉스 주식회사 | 볼 랜드를 포함하는 기판 및 반도체 패키지와, 그 제조방법 |
CN115513147B (zh) * | 2022-11-24 | 2023-03-24 | 河北北芯半导体科技有限公司 | 一种部分填充底填料的倒装芯片封装结构 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970017898A (ko) * | 1995-09-30 | 1997-04-30 | 김광호 | 칩 온 글래스(Chip On Glass) 접합방법 |
KR20060097308A (ko) * | 2005-03-05 | 2006-09-14 | 삼성전자주식회사 | 실장용 솔더를 구비하는 반도체 패키지 |
JP2007115857A (ja) * | 2005-10-20 | 2007-05-10 | Nippon Steel Chem Co Ltd | マイクロボール |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62176139A (ja) * | 1986-01-29 | 1987-08-01 | Fuji Xerox Co Ltd | 異方導電材料およびこれを用いた半導体装置の実装方法 |
JP2546262B2 (ja) * | 1987-03-25 | 1996-10-23 | 日立化成工業株式会社 | 回路の接続部材およびその製造方法 |
US5761048A (en) * | 1996-04-16 | 1998-06-02 | Lsi Logic Corp. | Conductive polymer ball attachment for grid array semiconductor packages |
JP2003158440A (ja) * | 2001-11-19 | 2003-05-30 | Daishinku Corp | 接合部材および当該接合部材を用いた圧電振動デバイスおよび圧電振動デバイスの製造方法 |
JP2004247358A (ja) * | 2003-02-10 | 2004-09-02 | Sony Corp | 半導体装置と、その製造方法と、それに用いるはんだボール |
JP3924552B2 (ja) * | 2003-06-16 | 2007-06-06 | シャープ株式会社 | 導電性ボールおよびそれを用いた電子部品の外部電極形成方法 |
JP4137112B2 (ja) * | 2005-10-20 | 2008-08-20 | 日本テキサス・インスツルメンツ株式会社 | 電子部品の製造方法 |
JP4791244B2 (ja) * | 2006-05-11 | 2011-10-12 | 新光電気工業株式会社 | 電子部品内蔵基板及びその製造方法 |
KR101101550B1 (ko) * | 2009-09-14 | 2012-01-02 | 삼성전기주식회사 | 솔더 볼 및 반도체 패키지 |
-
2009
- 2009-09-14 KR KR1020090086585A patent/KR101101550B1/ko not_active IP Right Cessation
- 2009-11-30 JP JP2009272223A patent/JP5159750B2/ja not_active Expired - Fee Related
-
2012
- 2012-02-07 JP JP2012024479A patent/JP2012089898A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970017898A (ko) * | 1995-09-30 | 1997-04-30 | 김광호 | 칩 온 글래스(Chip On Glass) 접합방법 |
KR20060097308A (ko) * | 2005-03-05 | 2006-09-14 | 삼성전자주식회사 | 실장용 솔더를 구비하는 반도체 패키지 |
JP2007115857A (ja) * | 2005-10-20 | 2007-05-10 | Nippon Steel Chem Co Ltd | マイクロボール |
Also Published As
Publication number | Publication date |
---|---|
JP5159750B2 (ja) | 2013-03-13 |
JP2012089898A (ja) | 2012-05-10 |
KR20110028939A (ko) | 2011-03-22 |
JP2011061175A (ja) | 2011-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9831282B2 (en) | Electronic device package and fabricating method thereof | |
US6734557B2 (en) | Semiconductor device | |
KR101829392B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
KR102522322B1 (ko) | 반도체 패키지 | |
US8633598B1 (en) | Underfill contacting stacking balls package fabrication method and structure | |
JP2008091714A (ja) | 半導体装置 | |
US8623753B1 (en) | Stackable protruding via package and method | |
TWI419300B (zh) | 內建電子零件之基板及其製造方法 | |
KR20080014004A (ko) | 인터포저 및 반도체 장치 | |
TWI495026B (zh) | 晶片封裝基板和結構及其製作方法 | |
JP2006339596A (ja) | インタポーザおよび半導体装置 | |
TW201537719A (zh) | 堆疊型半導體封裝 | |
KR100826988B1 (ko) | 인쇄회로기판 및 이를 이용한 플립 칩 패키지 | |
KR19990016044A (ko) | 볼 그리드 어레이 패키지 및 그의 제조 방법 | |
TWI614861B (zh) | 電子封裝結構及其製法 | |
JP2009283828A (ja) | 半導体装置および半導体装置の製造方法 | |
KR101054440B1 (ko) | 전자 소자 패키지 및 그 제조 방법 | |
JP2011166081A (ja) | 半導体装置、半導体パッケージ、インタポーザ、半導体装置の製造方法、及びインタポーザの製造方法 | |
KR101101550B1 (ko) | 솔더 볼 및 반도체 패키지 | |
TWI498056B (zh) | 具有內埋元件的電路板、其製作方法及封裝結構 | |
KR20120101965A (ko) | 반도체 패키지 및 그의 제조 방법 | |
KR101197189B1 (ko) | 반도체 패키지 및 그 제조방법 | |
JP2013065811A (ja) | プリント回路基板及びその製造方法 | |
KR20160084666A (ko) | 인쇄회로기판, 반도체 패키지 및 이들의 제조방법 | |
CN105244327A (zh) | 电子装置模块及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20141001 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20151005 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |