KR101088548B1 - 전단 프리차지를 하는 메모리 - Google Patents

전단 프리차지를 하는 메모리 Download PDF

Info

Publication number
KR101088548B1
KR101088548B1 KR1020097002540A KR20097002540A KR101088548B1 KR 101088548 B1 KR101088548 B1 KR 101088548B1 KR 1020097002540 A KR1020097002540 A KR 1020097002540A KR 20097002540 A KR20097002540 A KR 20097002540A KR 101088548 B1 KR101088548 B1 KR 101088548B1
Authority
KR
South Korea
Prior art keywords
subset
memory cells
precharge
bit lines
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020097002540A
Other languages
English (en)
Korean (ko)
Other versions
KR20090032112A (ko
Inventor
지. 알. 모한 라오
Original Assignee
에스. 아쿠아 세미컨덕터 엘엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/771,853 external-priority patent/US7724593B2/en
Application filed by 에스. 아쿠아 세미컨덕터 엘엘씨 filed Critical 에스. 아쿠아 세미컨덕터 엘엘씨
Publication of KR20090032112A publication Critical patent/KR20090032112A/ko
Application granted granted Critical
Publication of KR101088548B1 publication Critical patent/KR101088548B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/005—Circuit means for protection against loss of information of semiconductor storage devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Dram (AREA)
  • Read Only Memory (AREA)
  • Static Random-Access Memory (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Secondary Cells (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Vehicle Body Suspensions (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Pit Excavations, Shoring, Fill Or Stabilisation Of Slopes (AREA)
  • Measurement Of Force In General (AREA)
  • Underground Structures, Protecting, Testing And Restoring Foundations (AREA)
KR1020097002540A 2006-07-07 2007-07-06 전단 프리차지를 하는 메모리 Active KR101088548B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US81929606P 2006-07-07 2006-07-07
US60/819,296 2006-07-07
US11/771,853 2007-06-29
US11/771,853 US7724593B2 (en) 2006-07-07 2007-06-29 Memories with front end precharge
PCT/US2007/072974 WO2008006075A2 (en) 2006-07-07 2007-07-06 Memories with front end precharge

Publications (2)

Publication Number Publication Date
KR20090032112A KR20090032112A (ko) 2009-03-31
KR101088548B1 true KR101088548B1 (ko) 2011-12-05

Family

ID=38895499

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020097002540A Active KR101088548B1 (ko) 2006-07-07 2007-07-06 전단 프리차지를 하는 메모리

Country Status (7)

Country Link
EP (1) EP2041750B1 (enExample)
JP (2) JP5209619B2 (enExample)
KR (1) KR101088548B1 (enExample)
CN (2) CN101542629B (enExample)
AT (1) ATE479186T1 (enExample)
DE (1) DE602007008729D1 (enExample)
WO (1) WO2008006075A2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7755961B2 (en) * 2006-07-07 2010-07-13 Rao G R Mohan Memories with selective precharge
US7995409B2 (en) * 2007-10-16 2011-08-09 S. Aqua Semiconductor, Llc Memory with independent access and precharge
US20160141020A1 (en) * 2014-11-18 2016-05-19 Mediatek Inc. Static random access memory free from write disturb and testing method thereof
CN105701040B (zh) * 2014-11-28 2018-12-07 杭州华为数字技术有限公司 一种激活内存的方法及装置
US10373665B2 (en) * 2016-03-10 2019-08-06 Micron Technology, Inc. Parallel access techniques within memory sections through section independence
CN108962324B (zh) * 2017-05-24 2020-12-15 华邦电子股份有限公司 存储器存储装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050007847A1 (en) 2002-08-01 2005-01-13 Bell Debra M. Method and apparatus for saving current in a memory device
US20060067129A1 (en) 2004-08-26 2006-03-30 Stmicroelectronics Sa Method for reading electrically programmable and erasable memory cells, with bit line precharge-ahead

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS581883A (ja) * 1981-06-25 1983-01-07 Fujitsu Ltd 低電力スタチツクｒａｍ
JPS63266689A (ja) * 1987-04-24 1988-11-02 Hitachi Ltd 半導体メモリ
US4845677A (en) * 1987-08-17 1989-07-04 International Business Machines Corporation Pipelined memory chip structure having improved cycle time
JPH02128249A (ja) * 1988-11-09 1990-05-16 Hitachi Ltd 記憶制御方式
JPH04162665A (ja) * 1990-10-26 1992-06-08 Matsushita Electric Ind Co Ltd 半導体記憶装置
JPH0512873A (ja) * 1991-07-05 1993-01-22 Fujitsu Ltd 半導体記憶装置
JPH0644784A (ja) * 1991-12-13 1994-02-18 Kawasaki Steel Corp 半導体スタティックメモリ
JP3481263B2 (ja) * 1992-02-19 2003-12-22 株式会社リコー シリアル記憶装置
JPH06119793A (ja) * 1992-10-07 1994-04-28 Matsushita Electric Ind Co Ltd 読み出し専用記憶装置
JP3559312B2 (ja) * 1994-06-30 2004-09-02 松下電器産業株式会社 Ｒｏｍ装置
JP2773663B2 (ja) * 1994-12-27 1998-07-09 ヤマハ株式会社 半導体記憶装置
JP2773665B2 (ja) * 1994-12-28 1998-07-09 ヤマハ株式会社 半導体記憶装置
US5630174A (en) * 1995-02-03 1997-05-13 Cirrus Logic, Inc. Adapter for detecting whether a peripheral is standard or multimedia type format and selectively switching the peripheral to couple or bypass the system bus
KR0147706B1 (ko) * 1995-06-30 1998-09-15 김주용 고속 동기형 마스크 롬
US5598374A (en) * 1995-07-14 1997-01-28 Cirrus Logic, Inc. Pipeland address memories, and systems and methods using the same
US5636174A (en) * 1996-01-11 1997-06-03 Cirrus Logic, Inc. Fast cycle time-low latency dynamic random access memories and systems and methods using the same
US6061759A (en) * 1996-02-09 2000-05-09 Apex Semiconductor, Inc. Hidden precharge pseudo cache DRAM
JPH1011969A (ja) * 1996-06-21 1998-01-16 Toshiba Microelectron Corp 半導体記憶装置
JPH10106264A (ja) * 1996-09-26 1998-04-24 Nec Corp 半導体記憶装置
US5828610A (en) * 1997-03-31 1998-10-27 Seiko Epson Corporation Low power memory including selective precharge circuit
US6314049B1 (en) * 2000-03-30 2001-11-06 Micron Technology, Inc. Elimination of precharge operation in synchronous flash memory
US6779076B1 (en) * 2000-10-05 2004-08-17 Micron Technology, Inc. Method and system for using dynamic random access memory as cache memory
JP5041631B2 (ja) * 2001-06-15 2012-10-03 ルネサスエレクトロニクス株式会社 半導体記憶装置
US6529412B1 (en) * 2002-01-16 2003-03-04 Advanced Micro Devices, Inc. Source side sensing scheme for virtual ground read of flash eprom array with adjacent bit precharge
JP2003271445A (ja) * 2002-03-15 2003-09-26 Sony Corp メモリ制御装置及び方法
US7154795B2 (en) * 2004-07-30 2006-12-26 United Memories, Inc. Clock signal initiated precharge technique for active memory subarrays in dynamic random access memory (DRAM) devices and other integrated circuit devices incorporating embedded DRAM
JP2007035169A (ja) * 2005-07-27 2007-02-08 Matsushita Electric Ind Co Ltd 半導体記憶装置
US7755961B2 (en) * 2006-07-07 2010-07-13 Rao G R Mohan Memories with selective precharge
US7995409B2 (en) * 2007-10-16 2011-08-09 S. Aqua Semiconductor, Llc Memory with independent access and precharge

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050007847A1 (en) 2002-08-01 2005-01-13 Bell Debra M. Method and apparatus for saving current in a memory device
US20060067129A1 (en) 2004-08-26 2006-03-30 Stmicroelectronics Sa Method for reading electrically programmable and erasable memory cells, with bit line precharge-ahead

Also Published As

Publication number Publication date
ATE479186T1 (de) 2010-09-15
WO2008006075A3 (en) 2008-10-02
EP2041750B1 (en) 2010-08-25
CN103871452B (zh) 2017-03-01
CN101542629B (zh) 2014-02-26
JP2013037760A (ja) 2013-02-21
DE602007008729D1 (de) 2010-10-07
JP5209619B2 (ja) 2013-06-12
JP2009543269A (ja) 2009-12-03
EP2041750A2 (en) 2009-04-01
EP2041750A4 (en) 2009-09-09
WO2008006075A2 (en) 2008-01-10
CN103871452A (zh) 2014-06-18
CN101542629A (zh) 2009-09-23
KR20090032112A (ko) 2009-03-31

Similar Documents

Publication Publication Date Title
KR101037637B1 (ko) 선택적 프리차지를 하는 메모리
US7079439B2 (en) Low power auto-refresh circuit and method for dynamic random access memories
USRE41245E1 (en) Semiconductor memory device
KR101145966B1 (ko) 독립적인 액세스 및 프리차지를 갖춘 메모리
KR100865906B1 (ko) 저전압 감지 증폭기 및 방법
WO2002005281A2 (en) A high speed dram architecture with uniform access latency
KR101088548B1 (ko) 전단 프리차지를 하는 메모리
US7345940B2 (en) Method and circuit configuration for refreshing data in a semiconductor memory
US8009495B2 (en) Memories with front end precharge
US20060274591A1 (en) Semiconductor memory device and information processing system
US20020136079A1 (en) Semiconductor memory device and information processing system
US6829195B2 (en) Semiconductor memory device and information processing system
US7082049B2 (en) Random access memory having fast column access
US7154795B2 (en) Clock signal initiated precharge technique for active memory subarrays in dynamic random access memory (DRAM) devices and other integrated circuit devices incorporating embedded DRAM

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

Patent event date: 20090206

Patent event code: PA01051R01D

Comment text: International Patent Application

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20101027

Patent event code: PE09021S01D

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20110511

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20110920

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20111124

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20111124

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
FPAY Annual fee payment

Payment date: 20141030

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 20141030

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20150930

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20150930

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20161028

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20161028

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20170929

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20170929

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20180928

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20180928

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20190924

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20190924

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20210929

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20230921

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee