KR100863001B1 - 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법 - Google Patents

듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법 Download PDF

Info

Publication number
KR100863001B1
KR100863001B1 KR1020070014061A KR20070014061A KR100863001B1 KR 100863001 B1 KR100863001 B1 KR 100863001B1 KR 1020070014061 A KR1020070014061 A KR 1020070014061A KR 20070014061 A KR20070014061 A KR 20070014061A KR 100863001 B1 KR100863001 B1 KR 100863001B1
Authority
KR
South Korea
Prior art keywords
clock
duty cycle
delay
cycle correction
internal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020070014061A
Other languages
English (en)
Korean (ko)
Other versions
KR20080074667A (ko
Inventor
최훈
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020070014061A priority Critical patent/KR100863001B1/ko
Priority to US11/878,244 priority patent/US7701273B2/en
Priority to JP2007226719A priority patent/JP5047739B2/ja
Publication of KR20080074667A publication Critical patent/KR20080074667A/ko
Application granted granted Critical
Publication of KR100863001B1 publication Critical patent/KR100863001B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Dram (AREA)
  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
KR1020070014061A 2007-02-09 2007-02-09 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법 Expired - Fee Related KR100863001B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020070014061A KR100863001B1 (ko) 2007-02-09 2007-02-09 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법
US11/878,244 US7701273B2 (en) 2007-02-09 2007-07-23 Delay locked loop circuit with duty cycle correction and method of controlling the same
JP2007226719A JP5047739B2 (ja) 2007-02-09 2007-08-31 デューティサイクル補正機能を有する遅延ロックループ回路およびその制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020070014061A KR100863001B1 (ko) 2007-02-09 2007-02-09 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법

Publications (2)

Publication Number Publication Date
KR20080074667A KR20080074667A (ko) 2008-08-13
KR100863001B1 true KR100863001B1 (ko) 2008-10-13

Family

ID=39685308

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020070014061A Expired - Fee Related KR100863001B1 (ko) 2007-02-09 2007-02-09 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법

Country Status (3)

Country Link
US (1) US7701273B2 (enExample)
JP (1) JP5047739B2 (enExample)
KR (1) KR100863001B1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100868014B1 (ko) * 2007-02-12 2008-11-11 주식회사 하이닉스반도체 듀티 사이클 보정 회로 및 그 제어 방법
KR100891300B1 (ko) * 2007-09-04 2009-04-06 주식회사 하이닉스반도체 반도체 장치 및 그 구동방법
US7733141B2 (en) * 2007-11-02 2010-06-08 Hynix Semiconductor Inc. Semiconductor device and operating method thereof
KR100933805B1 (ko) * 2008-06-30 2009-12-24 주식회사 하이닉스반도체 듀티비 보정회로 및 그를 포함하는 지연고정루프회로
KR101019985B1 (ko) * 2008-09-10 2011-03-11 주식회사 하이닉스반도체 디엘엘 회로 및 그의 제어 방법
KR101022674B1 (ko) * 2008-12-05 2011-03-22 주식회사 하이닉스반도체 지연고정루프회로 및 그 동작방법
KR101605459B1 (ko) 2009-02-02 2016-03-23 삼성전자 주식회사 지연 고정 루프 회로 및 그를 채용한 반도체 메모리 장치
KR101094932B1 (ko) * 2009-07-01 2011-12-15 주식회사 하이닉스반도체 지연고정루프회로
US7999589B2 (en) * 2009-09-03 2011-08-16 Micron Technology, Inc. Circuits and methods for clock signal duty-cycle correction
KR101145316B1 (ko) * 2009-12-28 2012-05-14 에스케이하이닉스 주식회사 반도체 장치 및 그의 동작 방법
KR101046705B1 (ko) * 2010-02-25 2011-07-05 주식회사 하이닉스반도체 반도체 장치 및 그 동작방법
KR101083639B1 (ko) * 2010-03-29 2011-11-16 주식회사 하이닉스반도체 반도체 장치 및 그 동작 방법
KR101103070B1 (ko) * 2010-04-30 2012-01-06 주식회사 하이닉스반도체 클럭 신호 듀티 보정 회로
US8400200B1 (en) 2011-07-09 2013-03-19 Gsi Technology, Inc. Systems and methods including features of power supply noise reduction and/or power-saving for high speed delay lines
JP6783535B2 (ja) * 2016-03-24 2020-11-11 株式会社メガチップス クロック補正装置及びクロック補正方法
US10153758B2 (en) * 2016-04-20 2018-12-11 SK Hynix Inc. Efficient digital duty cycle adjusters
WO2020236209A1 (en) * 2019-05-22 2020-11-26 Adesto Technologies Corporation Pulse width signal overlap compensation techniques
CN110489362B (zh) * 2019-08-22 2022-08-23 江苏华存电子科技有限公司 eMMC校正输出入有效窗口自动调整方法、装置、存储介质
KR102816578B1 (ko) * 2020-08-14 2025-06-04 삼성전자주식회사 듀티 조절 회로, 이를 포함하는 지연 동기 루프 회로 및 반도체 메모리 장치
US11611334B2 (en) * 2020-11-24 2023-03-21 Mediatek Inc. Method and circuit for monitoring and controlling duty margin of a signal

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030090129A (ko) * 2002-05-21 2003-11-28 주식회사 하이닉스반도체 듀티 사이클 교정이 가능한 디지털 디엘엘 장치 및 듀티사이클 교정 방법
KR20040081529A (ko) * 2003-03-13 2004-09-22 삼성전자주식회사 지연동기루프의 듀티 사이클 보정회로 및 이를 구비하는지연동기루프
KR20040090180A (ko) * 2003-04-16 2004-10-22 삼성전자주식회사 반도체 메모리 장치의 내부 클럭신호보다 느린 클럭신호를공급하는 테스터를 사용하여 테스트할 수 있는 반도체메모리 장치
KR20050097700A (ko) * 2004-04-02 2005-10-10 삼성전자주식회사 저전력 레지스터 제어형 지연고정루프회로

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10171774A (ja) * 1996-12-13 1998-06-26 Fujitsu Ltd 半導体集積回路
KR100502675B1 (ko) * 2001-12-12 2005-07-22 주식회사 하이닉스반도체 레지스터 제어형 지연고정루프회로
KR100424180B1 (ko) * 2001-12-21 2004-03-24 주식회사 하이닉스반도체 듀티 사이클 보상 기능을 갖는 지연 고정 루프 회로
KR100507877B1 (ko) * 2002-03-28 2005-08-18 주식회사 하이닉스반도체 면적 축소용 알디엘엘 회로
KR100486268B1 (ko) 2002-10-05 2005-05-03 삼성전자주식회사 내부에서 자체적으로 듀티싸이클 보정을 수행하는지연동기루프 회로 및 이의 듀티싸이클 보정방법
KR100490655B1 (ko) * 2002-10-30 2005-05-24 주식회사 하이닉스반도체 듀티 사이클 보정 회로 및 그를 구비한 지연고정루프
KR100507873B1 (ko) * 2003-01-10 2005-08-17 주식회사 하이닉스반도체 듀티 보정 회로를 구비한 아날로그 지연고정루프
KR100515071B1 (ko) * 2003-04-29 2005-09-16 주식회사 하이닉스반도체 디엘엘 장치
KR100543910B1 (ko) * 2003-05-30 2006-01-23 주식회사 하이닉스반도체 디지털 지연고정루프 및 그의 제어 방법
JP3859624B2 (ja) * 2003-07-31 2006-12-20 エルピーダメモリ株式会社 遅延回路と遅延同期ループ装置
KR100578232B1 (ko) * 2003-10-30 2006-05-12 주식회사 하이닉스반도체 지연 고정 루프
KR100713082B1 (ko) * 2005-03-02 2007-05-02 주식회사 하이닉스반도체 클럭의 듀티 비율을 조정할 수 있는 지연 고정 루프
KR100711547B1 (ko) * 2005-08-29 2007-04-27 주식회사 하이닉스반도체 지연 고정 루프
KR100834400B1 (ko) * 2005-09-28 2008-06-04 주식회사 하이닉스반도체 Ｄｒａｍ의 동작 주파수를 높이기 위한 지연고정루프 및 그의 출력드라이버
US7449930B2 (en) * 2005-09-29 2008-11-11 Hynix Semiconductor Inc. Delay locked loop circuit
KR100800144B1 (ko) * 2006-05-12 2008-02-01 주식회사 하이닉스반도체 지연 고정 루프 장치 및 지연 고정 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030090129A (ko) * 2002-05-21 2003-11-28 주식회사 하이닉스반도체 듀티 사이클 교정이 가능한 디지털 디엘엘 장치 및 듀티사이클 교정 방법
KR20040081529A (ko) * 2003-03-13 2004-09-22 삼성전자주식회사 지연동기루프의 듀티 사이클 보정회로 및 이를 구비하는지연동기루프
KR20040090180A (ko) * 2003-04-16 2004-10-22 삼성전자주식회사 반도체 메모리 장치의 내부 클럭신호보다 느린 클럭신호를공급하는 테스터를 사용하여 테스트할 수 있는 반도체메모리 장치
KR20050097700A (ko) * 2004-04-02 2005-10-10 삼성전자주식회사 저전력 레지스터 제어형 지연고정루프회로

Also Published As

Publication number Publication date
US7701273B2 (en) 2010-04-20
KR20080074667A (ko) 2008-08-13
JP5047739B2 (ja) 2012-10-10
JP2008199573A (ja) 2008-08-28
US20080191757A1 (en) 2008-08-14

Similar Documents

Publication Publication Date Title
KR100863001B1 (ko) 듀티 싸이클 보정 기능을 갖는 지연 고정 루프 회로 및 그제어방법
KR101030275B1 (ko) 듀티 보정 회로 및 이를 포함하는 클럭 보정 회로
KR100813554B1 (ko) 데이터 출력 스트로브 신호 생성 회로 및 이를 포함하는반도체 메모리 장치
JP4789172B2 (ja) 半導体記憶素子におけるディレイロックループ及びそのロック方法
US7548101B2 (en) Delay locked loop circuit for semiconductor memory apparatus
USRE45604E1 (en) DLL circuit adapted to semiconductor device
KR101046245B1 (ko) 듀티 보정 회로
JP2008199573A5 (enExample)
US7688123B2 (en) Delay apparatus, and delay locked loop circuit and semiconductor memory apparatus using the same
KR100732760B1 (ko) 지연고정루프회로
US10038432B2 (en) Duty correction circuit
US20150280721A1 (en) Clock delay detecting circuit and semiconductor apparatus using the same
US9537490B2 (en) Duty cycle detection circuit and semiconductor apparatus including the same
US6940325B2 (en) DLL circuit
KR100843002B1 (ko) 듀티 사이클 보정 회로 및 이를 갖는 지연 고정 루프
US9331676B2 (en) Pulse signal generation circuit and operating method thereof
US8638137B2 (en) Delay locked loop
US8379784B2 (en) Semiconductor memory device
KR100902058B1 (ko) 반도체 집적 회로 및 그의 제어 방법
KR100735548B1 (ko) 지연동기회로 및 방법
US7633832B2 (en) Circuit for outputting data of semiconductor memory apparatus
KR20080002590A (ko) 지연고정 루프회로
JP2013223165A (ja) Ｄｌｌ回路

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20110923

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20120921

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20131007

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20131007

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301