KR100610018B1 - 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치 - Google Patents

반도체 메모리 장치의 컬럼 선택선 신호 생성 장치 Download PDF

Info

Publication number
KR100610018B1
KR100610018B1 KR1020040104713A KR20040104713A KR100610018B1 KR 100610018 B1 KR100610018 B1 KR 100610018B1 KR 1020040104713 A KR1020040104713 A KR 1020040104713A KR 20040104713 A KR20040104713 A KR 20040104713A KR 100610018 B1 KR100610018 B1 KR 100610018B1
Authority
KR
South Korea
Prior art keywords
signal
column select
select line
response
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020040104713A
Other languages
English (en)
Korean (ko)
Other versions
KR20060066203A (ko
Inventor
황성민
이재웅
강상석
신충선
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR1020040104713A priority Critical patent/KR100610018B1/ko
Priority to US11/272,900 priority patent/US7295488B2/en
Priority to JP2005359515A priority patent/JP5037006B2/ja
Publication of KR20060066203A publication Critical patent/KR20060066203A/ko
Application granted granted Critical
Publication of KR100610018B1 publication Critical patent/KR100610018B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
KR1020040104713A 2004-12-13 2004-12-13 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치 Expired - Fee Related KR100610018B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020040104713A KR100610018B1 (ko) 2004-12-13 2004-12-13 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치
US11/272,900 US7295488B2 (en) 2004-12-13 2005-11-14 Apparatus and methods for generating a column select line signal in semiconductor memory device
JP2005359515A JP5037006B2 (ja) 2004-12-13 2005-12-13 半導体メモリ装置のカラム選択線信号生成装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020040104713A KR100610018B1 (ko) 2004-12-13 2004-12-13 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치

Publications (2)

Publication Number Publication Date
KR20060066203A KR20060066203A (ko) 2006-06-16
KR100610018B1 true KR100610018B1 (ko) 2006-08-08

Family

ID=36583628

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020040104713A Expired - Fee Related KR100610018B1 (ko) 2004-12-13 2004-12-13 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치

Country Status (3)

Country Link
US (1) US7295488B2 (enExample)
JP (1) JP5037006B2 (enExample)
KR (1) KR100610018B1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100821573B1 (ko) * 2006-04-05 2008-04-15 주식회사 하이닉스반도체 반도체 메모리의 컬럼 선택신호 생성장치
DE102006029169B4 (de) * 2006-06-24 2009-03-26 Qimonda Ag Speicherbaustein mit veränderbarer Spaltenselektionsdauer
KR100868251B1 (ko) * 2007-03-22 2008-11-12 주식회사 하이닉스반도체 반도체 메모리장치
KR100852002B1 (ko) * 2007-05-14 2008-08-13 주식회사 하이닉스반도체 반도체 메모리 장치의 컬럼 선택신호의 펄스 폭 제어회로
KR100881134B1 (ko) * 2007-06-27 2009-02-02 주식회사 하이닉스반도체 컬럼 엑세스 제어 장치
KR100924347B1 (ko) * 2008-01-03 2009-10-30 주식회사 하이닉스반도체 컬럼 선택 신호 제어 장치 및 방법
KR100967112B1 (ko) * 2008-11-10 2010-07-05 주식회사 하이닉스반도체 출력 인에이블 신호 생성회로
KR100980061B1 (ko) * 2008-12-23 2010-09-03 주식회사 하이닉스반도체 제어신호 생성회로
KR101020290B1 (ko) 2009-01-12 2011-03-07 주식회사 하이닉스반도체 버스트모드 제어회로
KR101047003B1 (ko) * 2009-06-26 2011-07-06 주식회사 하이닉스반도체 프리차지신호 생성회로 및 반도체 메모리 장치
KR101052078B1 (ko) * 2010-02-26 2011-07-27 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 동작 방법
US9563253B2 (en) 2013-03-12 2017-02-07 Intel Corporation Techniques for power saving on graphics-related workloads
US9715909B2 (en) * 2013-03-14 2017-07-25 Micron Technology, Inc. Apparatuses and methods for controlling data timing in a multi-memory system
KR102686058B1 (ko) * 2016-09-06 2024-07-17 에스케이하이닉스 주식회사 반도체장치
US11462261B2 (en) * 2019-10-10 2022-10-04 Micron Technology, Inc. Methods of activating input/output lines of memory devices, and related devices and systems
US11715503B2 (en) 2021-03-26 2023-08-01 Changxin Memory Technologies, Inc. Signal generation circuit and memory
CN116072170B (zh) 2021-11-03 2025-06-27 长鑫存储技术有限公司 存储器读写电路、存储器控制方法及电子设备
CN116072169B (zh) * 2021-11-03 2025-06-27 长鑫存储技术有限公司 存储器读写电路、存储器控制方法及电子设备
TWI849542B (zh) * 2022-10-20 2024-07-21 晶豪科技股份有限公司 適應性產生行選擇線訊號的方法及電路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0157289B1 (ko) * 1995-11-13 1998-12-01 김광호 컬럼 선택 신호 제어회로
US6038176A (en) * 1997-12-10 2000-03-14 Winbond Electronics Corporation Presettable semiconductor memory device
JPH11306758A (ja) * 1998-04-27 1999-11-05 Matsushita Electric Ind Co Ltd 半導体記憶装置
JP2000021198A (ja) * 1998-06-30 2000-01-21 Mitsubishi Electric Corp 同期型半導体集積回路装置
JP2003059264A (ja) * 2001-08-08 2003-02-28 Hitachi Ltd 半導体記憶装置
US6972978B1 (en) * 2002-03-15 2005-12-06 Integrated Device Technology, Inc. Content addressable memory (CAM) devices with block select and pipelined virtual sector look-up control and methods of operating same
KR100416622B1 (ko) * 2002-04-27 2004-02-05 삼성전자주식회사 동기식 반도체 메모리장치의 컬럼 디코더 인에이블 타이밍제어방법 및 장치
ITMI20021540A1 (it) 2002-07-12 2004-01-12 St Microelectronics Srl Regolatore di tensione multifase di tipo buck
JP2004178729A (ja) * 2002-11-28 2004-06-24 Hitachi Ltd 半導体記憶装置

Also Published As

Publication number Publication date
KR20060066203A (ko) 2006-06-16
US7295488B2 (en) 2007-11-13
JP2006172702A (ja) 2006-06-29
JP5037006B2 (ja) 2012-09-26
US20060126421A1 (en) 2006-06-15

Similar Documents

Publication Publication Date Title
KR100610018B1 (ko) 반도체 메모리 장치의 컬럼 선택선 신호 생성 장치
US6459641B2 (en) Semiconductor memory device
US6172928B1 (en) Semiconductor memory device with normal mode and power down mode
JP3604291B2 (ja) ダブルレートの入出力回路を有するメモリデバイス
US20190156880A1 (en) Timing control circuit shared by a plurality of banks
US6021077A (en) Semiconductor memory device controlled in synchronous with external clock
JPH0765579A (ja) 半導体メモリ装置
KR100533696B1 (ko) 반도체 장치 및 그 제어 방법
JP4307894B2 (ja) 同期式半導体メモリ装置のカラムデコーダ・イネーブルタイミングの制御方法及びその装置
KR100200763B1 (ko) 반도체 메모리 장치의 컬럼 선택 라인 인에이블 회로
KR20040031903A (ko) 부분 활성화 구조를 가지고 페이지 모드 동작이 가능한반도체 메모리 장치 및 그 동작 방법
KR100430658B1 (ko) Ｃａｓ 레이턴시가 1 동작과 ｃａｓ 레이턴시가 2 이상인동작을 양립시키는 것이 가능한 반도체 기억 장치
JP4402439B2 (ja) 改善されたデータ書き込み制御回路を有する４ビットプリフェッチ方式ｆｃｒａｍ及びこれに対するデータマスキング方法
KR100840692B1 (ko) 기입 회복시간 제어회로를 포함하는 반도체 메모리 장치 및기입 회복시간 제어방법
JPH11306758A (ja) 半導体記憶装置
US7145820B2 (en) Semiconductor memory device for reducing chip area
JPH09204774A (ja) 半導体メモリ
US7599238B2 (en) Semiconductor memory device and driving method thereof
KR20050041621A (ko) 로우 경로 제어회로를 갖는 반도체 메모리 소자 및 그의구동방법
JP5480146B2 (ja) 読取列選択信号と読取データバス事前充電制御信号のインタロック
US7366822B2 (en) Semiconductor memory device capable of reading and writing data at the same time
US5701273A (en) Memory device
KR100341343B1 (ko) 고속 액세스가 가능한 다이렉트형 감지 증폭기를 구비한 반도체 메모리
KR100900776B1 (ko) 반도체 메모리 장치
KR20050032892A (ko) 동시에 리드와 라이트가 가능한 반도체메모리장치

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20120801

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20130731

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20140802

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20140802