JPS6363935B2 - - Google Patents

Info

Publication number
JPS6363935B2
JPS6363935B2 JP57062519A JP6251982A JPS6363935B2 JP S6363935 B2 JPS6363935 B2 JP S6363935B2 JP 57062519 A JP57062519 A JP 57062519A JP 6251982 A JP6251982 A JP 6251982A JP S6363935 B2 JPS6363935 B2 JP S6363935B2
Authority
JP
Japan
Prior art keywords
control circuit
signal
emergency
circuit
control unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57062519A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58181160A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP57062519A priority Critical patent/JPS58181160A/ja
Publication of JPS58181160A publication Critical patent/JPS58181160A/ja
Publication of JPS6363935B2 publication Critical patent/JPS6363935B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0736Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in functional embedded systems, i.e. in a data processing system designed as a combination of hardware and software dedicated to performing a certain function
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
JP57062519A 1982-04-16 1982-04-16 緊急動作制御方式 Granted JPS58181160A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57062519A JPS58181160A (ja) 1982-04-16 1982-04-16 緊急動作制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57062519A JPS58181160A (ja) 1982-04-16 1982-04-16 緊急動作制御方式

Publications (2)

Publication Number Publication Date
JPS58181160A JPS58181160A (ja) 1983-10-22
JPS6363935B2 true JPS6363935B2 (de) 1988-12-09

Family

ID=13202508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57062519A Granted JPS58181160A (ja) 1982-04-16 1982-04-16 緊急動作制御方式

Country Status (1)

Country Link
JP (1) JPS58181160A (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58195974A (ja) * 1982-05-12 1983-11-15 Hitachi Ltd デ−タ処理装置
JPS6120147A (ja) * 1984-07-06 1986-01-28 Nec Corp システム状態表示方式
JPS63163932A (ja) * 1986-12-26 1988-07-07 Fuji Electric Co Ltd 制御用計算機のシステム監視方式
JPS63308648A (ja) * 1987-06-10 1988-12-16 Oki Electric Ind Co Ltd 障害情報のオペレ−タ通知方法
JPH02301839A (ja) * 1989-05-17 1990-12-13 Pfu Ltd メモリダンプ機能を持つデータ処理装置

Also Published As

Publication number Publication date
JPS58181160A (ja) 1983-10-22

Similar Documents

Publication Publication Date Title
US4852092A (en) Error recovery system of a multiprocessor system for recovering an error in a processor by making the processor into a checking condition after completion of microprogram restart from a checkpoint
US5056091A (en) Method for handling errors detected in a computer system
JPS6363935B2 (de)
JPH0410654B2 (de)
JPH0244436A (ja) 情報処理監視システム
JP2849780B2 (ja) 計算機システム
JP2591002B2 (ja) 情報処理装置
JPH0149975B2 (de)
JP2870083B2 (ja) ウオッチドッグタイマ内蔵マイクロコンピュータ
JPS62241041A (ja) 情報処理装置
JPH0659941A (ja) 情報処理装置
JPS6248860B2 (de)
JPS5935250A (ja) プログラム制御装置
JPH03282942A (ja) マルチプロセツサシステム
JPS5835289B2 (ja) 制御プログラム処理監視機能をもつデ−タ処理装置
JPS62107354A (ja) マイクロプログラム制御装置
JPS59206941A (ja) デ−タ処理装置
JPS62298841A (ja) フア−ムウエア・デバツグ方式
JPH01211039A (ja) 情報処理装置
JPH0644201A (ja) 共有メモリを用いたコンピュータシステムの監視装置
JPS6162944A (ja) 情報処理装置の検査方式
JPS59127159A (ja) 情報処理システム
JPS6256544B2 (de)
JPH02122335A (ja) Ras回路の試験方法
JPH01144133A (ja) 計算機システムの診断方式