JPS6180844A - 半導体リ−ドフレ−ム用条材 - Google Patents
半導体リ−ドフレ−ム用条材Info
- Publication number
- JPS6180844A JPS6180844A JP59201469A JP20146984A JPS6180844A JP S6180844 A JPS6180844 A JP S6180844A JP 59201469 A JP59201469 A JP 59201469A JP 20146984 A JP20146984 A JP 20146984A JP S6180844 A JPS6180844 A JP S6180844A
- Authority
- JP
- Japan
- Prior art keywords
- surface layer
- strength
- oxygen
- plating
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59201469A JPS6180844A (ja) | 1984-09-28 | 1984-09-28 | 半導体リ−ドフレ−ム用条材 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59201469A JPS6180844A (ja) | 1984-09-28 | 1984-09-28 | 半導体リ−ドフレ−ム用条材 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6180844A true JPS6180844A (ja) | 1986-04-24 |
JPH0160948B2 JPH0160948B2 (enrdf_load_stackoverflow) | 1989-12-26 |
Family
ID=16441598
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59201469A Granted JPS6180844A (ja) | 1984-09-28 | 1984-09-28 | 半導体リ−ドフレ−ム用条材 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6180844A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6117566A (en) * | 1997-02-03 | 2000-09-12 | Nippon Denkai, Ltd. | Lead frame material |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52149973A (en) * | 1976-06-09 | 1977-12-13 | Hitachi Ltd | External lead of electronic parts |
JPS53141577A (en) * | 1977-05-17 | 1978-12-09 | Mitsubishi Electric Corp | Lead frame for integrated circuit |
JPS57122554A (en) * | 1981-01-22 | 1982-07-30 | Toshiba Corp | Lead frame for semiconductor device |
JPS5867053A (ja) * | 1981-10-19 | 1983-04-21 | Toshiba Corp | リ−ドフレ−ム |
JPS58169947A (ja) * | 1982-02-08 | 1983-10-06 | Nippon Gakki Seizo Kk | 半導体用リ−ドフレ−ム及びその製法 |
JPS58191456A (ja) * | 1982-04-30 | 1983-11-08 | Nippon Gakki Seizo Kk | 半導体用リ−ドフレ−ム及びその製法 |
JPS5958833A (ja) * | 1982-09-28 | 1984-04-04 | Shinkawa Ltd | 半導体装置 |
JPS60183758A (ja) * | 1984-03-02 | 1985-09-19 | Nec Corp | リ−ドフレ−ム |
-
1984
- 1984-09-28 JP JP59201469A patent/JPS6180844A/ja active Granted
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52149973A (en) * | 1976-06-09 | 1977-12-13 | Hitachi Ltd | External lead of electronic parts |
JPS53141577A (en) * | 1977-05-17 | 1978-12-09 | Mitsubishi Electric Corp | Lead frame for integrated circuit |
JPS57122554A (en) * | 1981-01-22 | 1982-07-30 | Toshiba Corp | Lead frame for semiconductor device |
JPS5867053A (ja) * | 1981-10-19 | 1983-04-21 | Toshiba Corp | リ−ドフレ−ム |
JPS58169947A (ja) * | 1982-02-08 | 1983-10-06 | Nippon Gakki Seizo Kk | 半導体用リ−ドフレ−ム及びその製法 |
JPS58191456A (ja) * | 1982-04-30 | 1983-11-08 | Nippon Gakki Seizo Kk | 半導体用リ−ドフレ−ム及びその製法 |
JPS5958833A (ja) * | 1982-09-28 | 1984-04-04 | Shinkawa Ltd | 半導体装置 |
JPS60183758A (ja) * | 1984-03-02 | 1985-09-19 | Nec Corp | リ−ドフレ−ム |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6117566A (en) * | 1997-02-03 | 2000-09-12 | Nippon Denkai, Ltd. | Lead frame material |
Also Published As
Publication number | Publication date |
---|---|
JPH0160948B2 (enrdf_load_stackoverflow) | 1989-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100318818B1 (ko) | 리드프레임에대한보호피막결합 | |
JP3537417B2 (ja) | 半導体装置およびその製造方法 | |
JP2576830B2 (ja) | リードフレーム | |
JPS632358A (ja) | リ−ドフレ−ムとそのめっき方法 | |
JPS6243343B2 (enrdf_load_stackoverflow) | ||
JPH07326701A (ja) | 電気電子部品用導電材、リードフレ−ム及びそれを使用した半導体集積回路 | |
JPH05117898A (ja) | 半導体チツプ実装用リードフレームとその製造方法 | |
JPH01257356A (ja) | 半導体用リードフレーム | |
JPS6149450A (ja) | 半導体用リ−ドフレ−ム | |
JPS6180844A (ja) | 半導体リ−ドフレ−ム用条材 | |
JP3402228B2 (ja) | 鉛を含まない錫ベース半田皮膜を有する半導体装置 | |
JPS61140160A (ja) | 半導体用リ−ドフレ−ム | |
JPS61201762A (ja) | リードフレーム用Cu系条材の製造方法 | |
JPS5916353A (ja) | リ−ドフレ−ム | |
KR20060112119A (ko) | 반도체 팩키지용 리드프레임 및 그 제조 방법 | |
JPS639957A (ja) | 半導体リ−ドフレ−ム | |
JPS6240753A (ja) | 半導体リ−ドフレ−ム | |
JPS6142941A (ja) | 半導体用リ−ドフレ−ム | |
JPS60218863A (ja) | 半導体リ−ドフレ−ム | |
JPS6353287A (ja) | Ag被覆導体 | |
JPH08274242A (ja) | 半導体装置とその製造方法 | |
JPH08204081A (ja) | 半導体装置用リードフレーム及び半導体装置とその製造法 | |
JPS59149042A (ja) | 半導体用リ−ドフレ−ム | |
JPS6214452A (ja) | 半導体用リ−ドフレ−ム | |
JPH08153843A (ja) | 半導体チップ実装用リードフレーム |