JPS6139741B2 - - Google Patents

Info

Publication number
JPS6139741B2
JPS6139741B2 JP56195486A JP19548681A JPS6139741B2 JP S6139741 B2 JPS6139741 B2 JP S6139741B2 JP 56195486 A JP56195486 A JP 56195486A JP 19548681 A JP19548681 A JP 19548681A JP S6139741 B2 JPS6139741 B2 JP S6139741B2
Authority
JP
Japan
Prior art keywords
wiring board
wiring
aggregate
semiconductor chips
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56195486A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5896760A (ja
Inventor
Shoji Takishima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Faurecia Clarion Electronics Co Ltd
Original Assignee
Clarion Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Clarion Co Ltd filed Critical Clarion Co Ltd
Priority to JP56195486A priority Critical patent/JPS5896760A/ja
Priority to US06/446,346 priority patent/US4466181A/en
Publication of JPS5896760A publication Critical patent/JPS5896760A/ja
Publication of JPS6139741B2 publication Critical patent/JPS6139741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.

Landscapes

  • Wire Bonding (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP56195486A 1981-12-04 1981-12-04 半導体装置の製法 Granted JPS5896760A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP56195486A JPS5896760A (ja) 1981-12-04 1981-12-04 半導体装置の製法
US06/446,346 US4466181A (en) 1981-12-04 1982-12-02 Method for mounting conjoined devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56195486A JPS5896760A (ja) 1981-12-04 1981-12-04 半導体装置の製法

Publications (2)

Publication Number Publication Date
JPS5896760A JPS5896760A (ja) 1983-06-08
JPS6139741B2 true JPS6139741B2 (en:Method) 1986-09-05

Family

ID=16341883

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56195486A Granted JPS5896760A (ja) 1981-12-04 1981-12-04 半導体装置の製法

Country Status (2)

Country Link
US (1) US4466181A (en:Method)
JP (1) JPS5896760A (en:Method)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4843035A (en) * 1981-07-23 1989-06-27 Clarion Co., Ltd. Method for connecting elements of a circuit device
US4571826A (en) * 1984-11-19 1986-02-25 At&T Teletype Corporation Method of manufacturing a thermal print head
JPS6281745A (ja) * 1985-10-05 1987-04-15 Fujitsu Ltd ウエハ−規模のｌｓｉ半導体装置とその製造方法
FR2599893B1 (fr) * 1986-05-23 1996-08-02 Ricoh Kk Procede de montage d'un module electronique sur un substrat et carte a circuit integre
US4890156A (en) * 1987-03-13 1989-12-26 Motorola Inc. Multichip IC module having coplanar dice and substrate
GB2202673B (en) * 1987-03-26 1990-11-14 Haroon Ahmed The semi-conductor fabrication
JPH0834264B2 (ja) * 1987-04-21 1996-03-29 住友電気工業株式会社 半導体装置およびその製造方法
US4815208A (en) * 1987-05-22 1989-03-28 Texas Instruments Incorporated Method of joining substrates for planar electrical interconnections of hybrid circuits
JPH0821672B2 (ja) * 1987-07-04 1996-03-04 株式会社堀場製作所 イオン濃度測定用シート型電極の製造方法
US5045142A (en) * 1989-11-22 1991-09-03 Xerox Corporation Stand-off structure for flipped chip butting
US5081563A (en) * 1990-04-27 1992-01-14 International Business Machines Corporation Multi-layer package incorporating a recessed cavity for a semiconductor chip
US5241456A (en) * 1990-07-02 1993-08-31 General Electric Company Compact high density interconnect structure
US5198385A (en) * 1991-01-11 1993-03-30 Harris Corporation Photolithographic formation of die-to-package airbridge in a semiconductor device
US5322811A (en) * 1991-08-01 1994-06-21 Canon Kabushiki Kaisha Method for manufacturing a recording head with integrally housed semiconductor functional elements
US5353498A (en) * 1993-02-08 1994-10-11 General Electric Company Method for fabricating an integrated circuit module
US6864570B2 (en) 1993-12-17 2005-03-08 The Regents Of The University Of California Method and apparatus for fabricating self-assembling microstructures
US5561085A (en) * 1994-12-19 1996-10-01 Martin Marietta Corporation Structure for protecting air bridges on semiconductor chips from damage
US5608261A (en) * 1994-12-28 1997-03-04 Intel Corporation High performance and high capacitance package with improved thermal dissipation
US5739582A (en) * 1995-11-24 1998-04-14 Xerox Corporation Method of packaging a high voltage device array in a multi-chip module
US6627477B1 (en) * 2000-09-07 2003-09-30 International Business Machines Corporation Method of assembling a plurality of semiconductor devices having different thickness
DE10317018A1 (de) * 2003-04-11 2004-11-18 Infineon Technologies Ag Multichipmodul mit mehreren Halbleiterchips sowie Leiterplatte mit mehreren Komponenten
US7838419B2 (en) * 2006-12-20 2010-11-23 Intel Corporation Systems and methods to laminate passives onto substrate

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3689804A (en) * 1971-09-30 1972-09-05 Nippon Denso Co Hybrid circuit device

Also Published As

Publication number Publication date
US4466181A (en) 1984-08-21
JPS5896760A (ja) 1983-06-08

Similar Documents

Publication Publication Date Title
JPS6139741B2 (en:Method)
JP2755252B2 (ja) 半導体装置用パッケージ及び半導体装置
JP2978861B2 (ja) モールドｂｇａ型半導体装置及びその製造方法
US4974057A (en) Semiconductor device package with circuit board and resin
US6016013A (en) Semiconductor device mounting structure
JPH08500211A (ja) 集積回路チップの一体化積重ね体用の非導電性端部層
JPS62230027A (ja) 半導体装置の製造方法
US20020096750A1 (en) Package for semiconductor chip having thin recess portion and thick plane portion
JP3269025B2 (ja) 半導体装置とその製造方法
JPH08222885A (ja) パッケージの電磁遮蔽膜及びその成形方法
JPH05211256A (ja) 半導体装置
JP3699271B2 (ja) 半導体パッケージ及びその製造方法
JP2881999B2 (ja) 半導体素子の実装方法および実装基板
JP4168494B2 (ja) 半導体装置の製造方法
JPH09148482A (ja) 半導体装置
JP2605166B2 (ja) フリップチップ実装方法
JP2002208602A (ja) 半導体パッケージおよびその製造方法
JP2000068271A (ja) ウエハ装置およびチップ装置並びにチップ装置の製造方法
JPH10116858A (ja) Ｂｇａ型半導体装置の製造方法
US20030205793A1 (en) Wire-bonded chip on board package
JP3041994B2 (ja) 半導体装置の製造方法
JP2002100726A (ja) 半導体装置及びその製造方法
EP1365450A1 (en) An improved wire-bonded chip on board package
JPH03246988A (ja) 混成集積回路
JP3404586B2 (ja) 半導体装置およびその製造方法