JPS6118351B2 - - Google Patents

Info

Publication number
JPS6118351B2
JPS6118351B2 JP7660676A JP7660676A JPS6118351B2 JP S6118351 B2 JPS6118351 B2 JP S6118351B2 JP 7660676 A JP7660676 A JP 7660676A JP 7660676 A JP7660676 A JP 7660676A JP S6118351 B2 JPS6118351 B2 JP S6118351B2
Authority
JP
Japan
Prior art keywords
substrate
source
epitaxial layer
contact
heat sink
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7660676A
Other languages
English (en)
Other versions
JPS5214385A (en
Inventor
Richaado Detsukaa Debitsudo
Oomori Masahiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Varian Medical Systems Inc
Original Assignee
Varian Associates Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Varian Associates Inc filed Critical Varian Associates Inc
Publication of JPS5214385A publication Critical patent/JPS5214385A/ja
Publication of JPS6118351B2 publication Critical patent/JPS6118351B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/4175Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85203Thermocompression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01031Gallium [Ga]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01032Germanium [Ge]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01041Niobium [Nb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10158Shape being other than a cuboid at the passive surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13063Metal-Semiconductor Field-Effect Transistor [MESFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20752Diameter ranges larger or equal to 20 microns less than 30 microns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Materials Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

【発明の詳細な説明】 〔本発明の技術分野〕 本発明はトランジスタに関し、更に詳細にはマ
イクロ波周波数での低雑音化のための、カリウム
ヒ素電界効果トランジスタ(FET)の構造であ
つて、その導線のインダクタンスを最小ならしめ
たところの新規な構造に関する。
〔従来技術の説明〕
MESFET(金属・半導体FET)型の電界効果
トランジスタは一般的に半導体材料の本体を含
み、その少なくとも上部層はエピタキシヤル成長
させられ、その上面には複数の伝導性の電極、一
般的にはソース電極とゲート電極とドレイン電極
が形成された。ソースとドレインの両電極の間に
空乏領域を形成するようにソースとドレインの両
電極は一般的にエピタキシヤル層の表面へのオー
ム接触体であり、一方ゲート電極は一般的に整流
接触体、つまりシヨツトキー障壁接触体となるよ
うにされた。それによつてゲートのバイアスを変
化させることによつて空乏領域内のキヤリアを制
御することが可能となり、またそれ故ソース・ド
レイン電流とFETの利得を制御することが可能
となつた。
表面電極(ソース・ゲート及びドレイン)への
接触体(コンタクト)は通常、チツプ上の電極か
らのびており、チツプからはなれていて隣接の回
路に取付けられたコンタクト・ランドに達してい
るワイヤ導線を使用することによつて行われて来
た。そのFETを接触させるこのような方法には
幾つかの欠点があつた。
第1に、電極からコンタクト・ランドにのびて
いるワイヤ導線はマイクロ波周波数でかなりのイ
ンダクタンスと抵抗を持つている。周知のよう
に、そのような直列のインダクタンスと抵抗はマ
イクロ波能動素子と共同して能動素子の雑音指数
を上昇させると共に最高動作周波数、即ち使用可
能な利得が能動素子から得ることのできる最高周
波数、を制限する。
従来装置の他の欠点は、細いワイヤ導線が熱を
十分に伝達せず、しかもデバイス自体の実際の半
導体本体が良熱伝導体ではないという事実によつ
て、ソース電極の近くで発生した熱がデバイスか
ら容易に逃げることができないことである。従つ
てデバイスの温度上昇をデバイスで放散された電
力で割つた量で定義される熱抵抗は高く、一般的
におよそ50℃/Wである。そのような大きな熱抵
抗はデバイスの無線周波電力能力を著しく制限す
る。なぜならデバイスで扱うことのできる電力量
はそのデバイスの最高安全動作温度で制限される
からである。周知のように、そのデバイスの熱抵
抗を減少させた場合、そのデバイスで扱うことの
できる電力量が増加すると共に、その最高安全温
度においてもなお動作させることができるであろ
う。
デバイスの上部にワイヤ導線を必要とすること
によつて生ずる他の欠点は、そのようなワイヤ導
線とそれらが取付けられる各々の電極を、導線が
互いに接触しないように取付けなければならない
ということである。もしそのような導線の1本あ
るいはそれ以上を除去することができれば、残り
のワイヤ導線と各電極を取付けるにあたつて余分
なスペースを得ることができ、それによつて短か
い導線を使用することができ、従つて導線のイン
ダクタンスと抵抗を低下させることができるだけ
でなく、上部の電極の形状あるいは構造とそれに
付随するデバイスの性能を最適化するためそのよ
うな形状を調節あるいは変化させることができ
る。
〔本発明の目的〕
従つて本発明の目的は(1)改良された新規な電界
効果トランジスタを提供すること、(2)導線のイン
ダクタンスと抵抗が小さい電界効果トランジスタ
を提供すること、(3)熱抵抗の非常に小さな電界効
果トランジスタを提供すること、(4)1本あるいは
それ以上のワイヤ接触導線を除去することができ
る電界効果トランジスタを提供し、それによつて
電極の形状と他のワイヤ導線の自由度を増加せし
めること、(5)雑音指数の小さな電界効果トランジ
スタを提供すること、(6)最高動作周波数の高い電
界効果トランジスタを提供することである。本発
明の他の目的及び利点は次の説明の考察から明ら
かとなるであろう。
〔実施例の説明〕
本発明に従うデバイスを製造するため、105
ーム・センチメートル以上の抵抗率を有する例え
ばGaAsのようなほぼ真性の高抵抗−族材料
より成るウエーハあるいは基板が準備される。そ
のような基板の直径はおよそ25cm、厚さはおよそ
0.25mmでよい。そのような基板のほんの一部分が
第1図にて参照数字10で示されており、そのよう
な一部分は1個のデバイスを保持するのに十分で
ある。
基板10の上には、およそ1017個/立方センチ
メートルのドービング密度までSあるいはSnで
ドープされたGaAsのn型のエピタキシヤル層1
2がおよそ3000オングストロームの厚さに成長さ
せられる。
基板10、ソース電極14、ゲート電極16及
びドレイン電極18の表面上の各〓トランジス
タ・サイト(site)〓には適当な金属が形成され
る。そのような諸電極は周知の蒸着とエツチング
技術によつて形成され、第3図に図示されている
ような形状を有する。既に述べた大きさの典型的
な基板には約1500組の電極が形成され、各組は
別々のFETを構成する。
次に基板の上面が取付具に装着、あるいは付着
され、そして周知の技術を用いて基板10はデバ
イス全体がおよそ75ミクロンの厚さとなるまでそ
の底面から厚さをけずられる。
次に基板10とエピタキシヤル層12を貫通す
る穴(ホール)が基板の底面側からエツチングに
よつて各ソース電極14の背後までうがたれる。
この作業は各ソース電極14の下面が露出されて
基板の底面から到達可能な状態となるまで行われ
る。そのような穴は周知の写真食刻法によつてエ
ツチされる。即ち、マスクが基板の底面上に形成
され、穴がマスクにあけられ、基板がエツチ液に
浸される。するとエツチングが終了する前にエピ
タキシヤル層12が破壊されるのに十分な速度で
基板10とエピタキシヤル層12の半導体材料が
エツチされる。しかしマスクあるいはソース電極
14の金属はエツチされない。適当なエツチ液は
H2SO4:H2O2:H2Oであり、基板の底面の開口
の寸法はおよそ0.076×0.23mmの矩形であるべき
であり、基板の上面の開口はおよそ0.05×0.2mm
の寸法である。上面の開口は底面の開口よりわず
かに小さい。
穴が基板の上面までエツチされたとき、それら
の穴がソース電極の真下に来るように基板の底面
における穴のアラインメントは比較的精密である
べきである。そのような穴のアラインメントは市
販されている像重畳装置によつて行われるのが望
ましい。この装置を用いると、鏡によつて基板の
上面の像が基板の実際の上面と完全に整列した状
態で基板の底面上に投影される。あるいは、固定
の基準点からのソース電極の位置を測定し、かつ
基板の底面での対応する測定を行なうことによつ
てアラインメントを達成することもできる。
穴が基板を貫通してエツチングが終了した後、
数字20で指示されているように穴が金属でふさが
れて金属が基板の底面から基板全体に広がつてソ
ース電極14に接触するようにされる。そのよう
な金属充填は標準的な蒸着あるいはめつきによつ
て行われる。それに適する金属は金である。この
金属は第2図に数字20で指示されているようにそ
れが各穴を完全に満たすように各穴に注入される
のが望ましい。ヒートシンクへの接触を容易にす
るため基板の底面全体にわたつてその金属の薄い
層を形成することもできる。
ソース接触体20の形成の後、基板は第2図に
示されているように個々のFETチツプに分離さ
れる。各FETチツプはおよそ0.66×1.07mmの大き
さの矩形である。
次に各チツプは、第4図に全体が示されている
ヒートシングの22に結合される。ヒートシング
22は金めつきされた銅の直円柱であり、その直
径はおよそ1.3mmで厚さ(高さ)はおよそ3.8mmで
ある。ヒートシンク22は金、ゲルマニウムはん
だ層24によつてFETチツプに結合され得る。
その後ヒートシンク22の表面の周囲部分がマ
イクロストリツプ回路ボード25内の穴の下側に
結合される。回路ボード25は金より成る上部伝
導層28と下部伝導層30を有するおよそ0.64mm
の厚さのアルミナより成る中間の絶縁層26より
成る。下部伝導層30は接地板であり、回路ボー
ド25の底面全体にわたつて連続しているのが望
ましい。上部伝導層28は回路ボード25上に形
成された抵抗器、コンデンサ、導体を含むマイク
ロ波回路の導体、あるいは導体の一部を構成す
る。
下部伝導層30はろう付けあるいは溶接によつ
てヒートシンク22に伝導的に接合される。ゲー
ト電極16はボンデイング・ワイヤ32によつて
上部伝導層28の一部に接続される。ドレイン電
極18は別のボンデイング・ワイヤ34によつて
回路伝導体28′の別の部分に接続される。ボン
デイング・ワイヤ32と34は周知の熱圧着法あ
るいは超音波溶接技術によつて取付けられる。そ
のようなボンデイング・ワイヤは金より成り、お
よそ25ミクロンの直径を有する。
上部伝導層(回路伝導体)28はワイヤ32を
通してゲート電極16に入力信号を送るための
FET用の入力回路を構成し、一方回路伝導体2
8′はワイヤ34を通して出力信号を受ける出力
回路を構成する。ソース接触体20とヒートシン
ク22を介して接地板(下部伝導層)30に接続
されているソース電極14は共通接続体を構成す
る。
非常に小さなインダクタンスと非常に小さな抵
抗を有するソース接触体20の使用によつてソー
ス電極14に接続する直列のインダクタンスと抵
抗は従来のボンデイング・ワイヤが使用される場
合に比較して大幅に減少する。ソースの入力抵抗
とインダクタンスとそのような減少によつてXバ
ンドとそれ以上の帯域での雑音指数が大幅に減少
すると共にトランジスタの最高動作周波数の上昇
を可能とする。
前述の事項より更に重要なことは、ソース接触
体20がソース電極14からヒートシンク22に
達する非常に小さな熱インピーダンスの伝導路を
提供するという事実である。ソース電極で発生し
た熱は基板10とエピタキシヤル層12よりはる
かに小さな熱インピーダンスを有するソース接触
体20を経てヒートシンク22に速やかにしかも
効率的に伝達される。ソース接触体20の使用に
よつてもたらされたCETの大幅に改善された熱
放散能力によつてFETの熱抵抗はおよそ1け
た、例えば約50℃/Wから約5℃/Wにまで減少
する。この改善によつて熱線周波数電力能力のお
よそ1けたあるいはそれ以上の大幅な増加が可能
となる。
またFETの上面にてボンデイング・ワイヤを
1本除去することによつて設計の幾何学的レイア
ウトが大幅に容易となり、導線を配線する自由度
の向上、及び導線の交差の必配なしに追加のトラ
ンジスタを平行にする能力とが得られる。
回路ボート25及び1個あるいは複数のFET
チツプを含むデバイス全体は周知の方法で適当な
無線周波入力及び出力伝導体を有する伝導性筐体
(エンクロージヤ)あるいは空洞に取付けられ得
る。
前述の説明は多くの細部を含んでいるけれど
も、これらは本発明の範囲を限定するものではな
く、むしろ本発明の望ましい実施態様の一例示と
みなすべきである。前述の実施例に数多くの変更
が可能である。例えば、もし絶縁領域がチツプに
設けられているならば、ソース接触体20をドレ
イン電極と、あるいはソース電極とドレイン電極
の両方に接続してもよい。チツプを添付図面にて
示したもとの異なる方法で実装してもよい。従つ
て本発明の範囲は前述の実施態様によつてではな
く、特許請求の範囲とその特許法上の均等物によ
つて決定されるべきである。
【図面の簡単な説明】
第1図は製造の中間状態にある本発明に従うデ
バイスの断面図、第2図はヒートシンクに取付け
られている完成されたデバイスの断面図、第3図
は第2図のデバイスの平面図、第4図はマイクロ
ストリツプ回路に結合されたヒートシンクを含む
デバイスの断面図である。 10…基板、12…エピタキシヤル層、14…
ソース電極、16…ゲート電極、18…ドレイン
電極、20…ソース接触体、22…ヒートシン
ク、32,34…ボンデイング・ワイヤ。

Claims (1)

  1. 【特許請求の範囲】 1 上面と下面とを有する、半導体材料がGaAs
    である本体; 該本体の前記上面に接触して設けられた、複数
    の、互いに離間した金属製の電極; 上面が前記電極のうちの1つの電極の下面に接
    触し、下面が前記本体の前記下面と同一平面内に
    ある金属製の接触体;及び 前記同一平面全体を覆つて形成された、前記接
    触体と同一の金属の薄い層; から構成され、 前記接触体は、前記本体の前記下面から前記本
    体を貫通し、前記1つの電極の前記下面まで伸び
    ており;かつ 前記接触体の前記下面が、前記接触体の前記上
    面より大きな面積を有している; ことを特徴とする電界効果トランジスタ。
JP7660676A 1975-06-30 1976-06-30 Microwave fet substrate penetrating electrode contactor Granted JPS5214385A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/591,690 US3986196A (en) 1975-06-30 1975-06-30 Through-substrate source contact for microwave FET

Publications (2)

Publication Number Publication Date
JPS5214385A JPS5214385A (en) 1977-02-03
JPS6118351B2 true JPS6118351B2 (ja) 1986-05-12

Family

ID=24367492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7660676A Granted JPS5214385A (en) 1975-06-30 1976-06-30 Microwave fet substrate penetrating electrode contactor

Country Status (6)

Country Link
US (1) US3986196A (ja)
JP (1) JPS5214385A (ja)
CA (1) CA1057411A (ja)
DE (1) DE2629203A1 (ja)
FR (1) FR2316742A1 (ja)
GB (1) GB1547463A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0325027Y2 (ja) * 1988-06-07 1991-05-30

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2328292A1 (fr) * 1975-10-14 1977-05-13 Thomson Csf Nouvelles structures a effet de champ
US4156879A (en) * 1977-02-07 1979-05-29 Hughes Aircraft Company Passivated V-gate GaAs field-effect transistor
US4141021A (en) * 1977-02-14 1979-02-20 Varian Associates, Inc. Field effect transistor having source and gate electrodes on opposite faces of active layer
JPS5442984A (en) * 1977-07-27 1979-04-05 Nec Corp Field effect transistor for electric power
JPS5448574U (ja) * 1977-08-19 1979-04-04
JPS55108775A (en) * 1979-02-09 1980-08-21 Fujitsu Ltd Semiconductor device
DE2906701A1 (de) * 1979-02-21 1980-09-04 Siemens Ag Iii-v-halbleiter-leistungs-mesfet mit verbesserter waermeableitung und verfahren zur herstellung eines solchen transistors
JPS55120152A (en) * 1979-03-09 1980-09-16 Fujitsu Ltd Semiconductor device
IT8048031A0 (it) * 1979-04-09 1980-02-28 Raytheon Co Perfezionamento nei dispositivi a semiconduttore ad effetto di campo
JPS55140251A (en) * 1979-04-12 1980-11-01 Fujitsu Ltd Semiconductor device
GB2052853A (en) * 1979-06-29 1981-01-28 Ibm Vertical fet on an insulating substrate
DE3067381D1 (en) * 1979-11-15 1984-05-10 Secr Defence Brit Series-connected combination of two-terminal semiconductor devices and their fabrication
US4403241A (en) * 1980-08-22 1983-09-06 Bell Telephone Laboratories, Incorporated Method for etching III-V semiconductors and devices made by this method
US4374394A (en) * 1980-10-01 1983-02-15 Rca Corporation Monolithic integrated circuit
US4376287A (en) * 1980-10-29 1983-03-08 Rca Corporation Microwave power circuit with an active device mounted on a heat dissipating substrate
US4380022A (en) * 1980-12-09 1983-04-12 The United States Of America As Represented By The Secretary Of The Navy Monolithic fully integrated class B push-pull microwave GaAs MESFET with differential inputs and outputs with reduced Miller effect
US4498093A (en) * 1981-09-14 1985-02-05 At&T Bell Laboratories High-power III-V semiconductor device
US4348253A (en) * 1981-11-12 1982-09-07 Rca Corporation Method for fabricating via holes in a semiconductor wafer
JPS594175A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd 電界効果半導体装置
EP0098167B1 (en) * 1982-06-30 1988-09-07 Fujitsu Limited A field-effect semiconductor device
US4445978A (en) * 1983-03-09 1984-05-01 Rca Corporation Method for fabricating via connectors through semiconductor wafers
JPS6074432A (ja) * 1983-09-29 1985-04-26 Nec Corp 半導体装置の製造方法
JPH079980B2 (ja) * 1985-05-23 1995-02-01 株式会社東芝 半導体装置の製造方法
DE3539402A1 (de) * 1985-11-07 1987-05-21 Rohde & Schwarz Leistungsmesssensor zum messen von hochfrequenzleistung
IT1191977B (it) * 1986-06-30 1988-03-31 Selenia Ind Elettroniche Tecnica per allineare con fotolitografia convenzionale una struttura sul retro di un campione con alta precisione di registrazione
US4807022A (en) * 1987-05-01 1989-02-21 Raytheon Company Simultaneous formation of via hole and tub structures for GaAs monolithic microwave integrated circuits
US4970578A (en) * 1987-05-01 1990-11-13 Raytheon Company Selective backside plating of GaAs monolithic microwave integrated circuits
US4800420A (en) * 1987-05-14 1989-01-24 Hughes Aircraft Company Two-terminal semiconductor diode arrangement
JPH01257355A (ja) * 1987-12-14 1989-10-13 Mitsubishi Electric Corp マイクロ波モノリシックic
JPH0215652A (ja) * 1988-07-01 1990-01-19 Mitsubishi Electric Corp 半導体装置及びその製造方法
US4998160A (en) * 1989-01-23 1991-03-05 Motorola, Inc. Substrate power supply contact for power integrated circuits
JPH02271558A (ja) * 1989-04-12 1990-11-06 Mitsubishi Electric Corp 半導体装置及びその製造方法
JPH0313735U (ja) * 1989-06-27 1991-02-12
US5027189A (en) * 1990-01-10 1991-06-25 Hughes Aircraft Company Integrated circuit solder die-attach design and method
US5202752A (en) * 1990-05-16 1993-04-13 Nec Corporation Monolithic integrated circuit device
JP2551203B2 (ja) * 1990-06-05 1996-11-06 三菱電機株式会社 半導体装置
JP2505065B2 (ja) * 1990-10-04 1996-06-05 三菱電機株式会社 半導体装置およびその製造方法
US5166097A (en) * 1990-11-26 1992-11-24 The Boeing Company Silicon wafers containing conductive feedthroughs
JP2839376B2 (ja) * 1991-02-05 1998-12-16 三菱電機株式会社 半導体装置の製造方法
JPH05299705A (ja) * 1992-04-16 1993-11-12 Kobe Steel Ltd ダイヤモンド薄膜電子デバイス及びその製造方法
EP0590804B1 (en) * 1992-09-03 1997-02-05 STMicroelectronics, Inc. Vertically isolated monolithic bipolar high-power transistor with top collector
US5665649A (en) * 1993-05-21 1997-09-09 Gardiner Communications Corporation Process for forming a semiconductor device base array and mounting semiconductor devices thereon
US5596171A (en) * 1993-05-21 1997-01-21 Harris; James M. Package for a high frequency semiconductor device and methods for fabricating and connecting the same to an external circuit
US5517053A (en) * 1995-01-09 1996-05-14 Northrop Grumman Corporation Self stabilizing heater controlled oscillating transistor
US6002147A (en) * 1996-09-26 1999-12-14 Samsung Electronics Company Hybrid microwave-frequency integrated circuit
US5994727A (en) * 1997-09-30 1999-11-30 Samsung Electronics Co., Ltd. High performance gaas field effect transistor structure
US6137129A (en) 1998-01-05 2000-10-24 International Business Machines Corporation High performance direct coupled FET memory cell
US6297531B2 (en) 1998-01-05 2001-10-02 International Business Machines Corporation High performance, low power vertical integrated CMOS devices
DE19801095B4 (de) 1998-01-14 2007-12-13 Infineon Technologies Ag Leistungs-MOSFET
DE19806817C1 (de) * 1998-02-18 1999-07-08 Siemens Ag EMV-optimierter Leistungsschalter
DE19846232A1 (de) * 1998-09-03 2000-03-09 Fraunhofer Ges Forschung Verfahren zur Herstellung eines Halbleiterbauelements mit Rückseitenkontaktierung
JP2002270815A (ja) * 2001-03-14 2002-09-20 Hitachi Ltd 半導体装置及びその半導体装置により構成された駆動回路
FR2837021B1 (fr) * 2002-03-11 2005-06-03 United Monolithic Semiconduct Circuit hyperfrequence de type csp
US20060091606A1 (en) * 2004-10-28 2006-05-04 Gary Paugh Magnetic building game
US7348612B2 (en) * 2004-10-29 2008-03-25 Cree, Inc. Metal-semiconductor field effect transistors (MESFETs) having drains coupled to the substrate and methods of fabricating the same
JP5022683B2 (ja) * 2006-11-30 2012-09-12 株式会社東芝 半導体装置の製造方法
DE102008033395B3 (de) 2008-07-16 2010-02-04 Austriamicrosystems Ag Verfahren zur Herstellung eines Halbleiterbauelementes und Halbleiterbauelement
US8749032B2 (en) * 2008-12-05 2014-06-10 Sige Semiconductor, Inc. Integrated circuit with improved transmission line structure and electromagnetic shielding between radio frequency circuit paths
DE102009004725A1 (de) 2009-01-15 2010-07-29 Austriamicrosystems Ag Halbleiterschaltung mit Durchkontaktierung und Verfahren zur Herstellung vertikal integrierter Schaltungen
EP2306506B1 (en) 2009-10-01 2013-07-31 ams AG Method of producing a semiconductor device having a through-wafer interconnect
US20110180855A1 (en) * 2010-01-28 2011-07-28 Gm Global Technology Operations, Inc. Non-direct bond copper isolated lateral wide band gap semiconductor device
US8907467B2 (en) 2012-03-28 2014-12-09 Infineon Technologies Ag PCB based RF-power package window frame
US10468399B2 (en) 2015-03-31 2019-11-05 Cree, Inc. Multi-cavity package having single metal flange
US9629246B2 (en) * 2015-07-28 2017-04-18 Infineon Technologies Ag PCB based semiconductor package having integrated electrical functionality
US9997476B2 (en) 2015-10-30 2018-06-12 Infineon Technologies Ag Multi-die package having different types of semiconductor dies attached to the same thermally conductive flange
US10225922B2 (en) 2016-02-18 2019-03-05 Cree, Inc. PCB based semiconductor package with impedance matching network elements integrated therein

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3323198A (en) * 1965-01-27 1967-06-06 Texas Instruments Inc Electrical interconnections
FR2013735A1 (ja) * 1968-07-05 1970-04-10 Gen Electric Inf Ita
US3648131A (en) * 1969-11-07 1972-03-07 Ibm Hourglass-shaped conductive connection through semiconductor structures
US3657615A (en) * 1970-06-30 1972-04-18 Westinghouse Electric Corp Low thermal impedance field effect transistor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0325027Y2 (ja) * 1988-06-07 1991-05-30

Also Published As

Publication number Publication date
DE2629203A1 (de) 1977-02-03
FR2316742B1 (ja) 1982-10-15
JPS5214385A (en) 1977-02-03
GB1547463A (en) 1979-06-20
DE2629203C2 (ja) 1988-01-14
US3986196A (en) 1976-10-12
CA1057411A (en) 1979-06-26
FR2316742A1 (fr) 1977-01-28

Similar Documents

Publication Publication Date Title
JPS6118351B2 (ja)
JP2922462B2 (ja) 半導体デバイス
US3440500A (en) High frequency field effect transistor
US5708283A (en) Flip chip high power monolithic integrated circuit thermal bumps
JP2020145423A (ja) 電界効果トランジスタ及び半導体装置
JP3946360B2 (ja) ガンダイオード、その製造方法、およびその実装構造
JP6615414B1 (ja) 高周波増幅器および高周波増幅器モジュール
US9000496B1 (en) Source bridge for cooling and/or external connection
US5683919A (en) Transistor and circuit incorporating same
JPS5914906B2 (ja) 電界効果トランジスタの製造方法
JP2554672B2 (ja) 電界効果型半導体装置
TWI718300B (zh) 半導體電晶體及其加工方法
US20200013692A1 (en) Semiconductor power device including wire or ribbon bonds over device active region
JPH0521474A (ja) 半導体装置
JPH06326330A (ja) 半導体装置及びその製造方法
US3457476A (en) Gate cooling structure for field effect transistors
JP2758888B2 (ja) 半導体装置
JP7332130B2 (ja) 半導体デバイスの製造方法、半導体装置の製造方法、半導体デバイス、及び半導体装置
JP2000114423A (ja) 半導体素子の実装方法
JPH10107076A (ja) 半導体装置およびその実装方法
JPH05235194A (ja) マイクロ波モノリシック集積回路
JP2006229039A (ja) 電界効果トランジスタおよびその半導体装置
AU668463B2 (en) Fet chip with heat-extracting bridge
JP2789484B2 (ja) 半導体装置
KR100317128B1 (ko) 전계 효과 트랜지스터 및 그 제조 방법