JPH10313098A5 - - Google Patents
Info
- Publication number
- JPH10313098A5 JPH10313098A5 JP1997123941A JP12394197A JPH10313098A5 JP H10313098 A5 JPH10313098 A5 JP H10313098A5 JP 1997123941 A JP1997123941 A JP 1997123941A JP 12394197 A JP12394197 A JP 12394197A JP H10313098 A5 JPH10313098 A5 JP H10313098A5
- Authority
- JP
- Japan
- Prior art keywords
- nitrogen
- semiconductor substrate
- main surface
- transistor
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12394197A JP3648015B2 (ja) | 1997-05-14 | 1997-05-14 | 半導体装置 |
| TW086112786A TW393768B (en) | 1997-05-14 | 1997-09-04 | Semiconductor device and its manufacturing |
| KR1019970049100A KR100315740B1 (ko) | 1997-05-14 | 1997-09-26 | 반도체장치및그제조방법 |
| US08/958,546 US5998828A (en) | 1997-05-14 | 1997-10-27 | Semiconductor device having nitrogen introduced in its polysilicon gate |
| FR9715945A FR2763425B1 (fr) | 1997-05-14 | 1997-12-16 | Dispositif a semiconducteurs ayant une grille en silicium polycristallin contenant une impurete de dopage et de l'azote, et procede de fabrication |
| DE19800089A DE19800089A1 (de) | 1997-05-14 | 1998-01-02 | Halbleitervorrichtung und Verfahren zu ihrer Herstellung |
| CNB981043941A CN100401527C (zh) | 1997-05-14 | 1998-02-05 | 半导体器件及其制造方法 |
| US09/429,283 US6815295B1 (en) | 1997-05-14 | 1999-10-28 | Method of manufacturing field effect transistors |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12394197A JP3648015B2 (ja) | 1997-05-14 | 1997-05-14 | 半導体装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004375995A Division JP2005136434A (ja) | 2004-12-27 | 2004-12-27 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10313098A JPH10313098A (ja) | 1998-11-24 |
| JPH10313098A5 true JPH10313098A5 (enExample) | 2004-07-22 |
| JP3648015B2 JP3648015B2 (ja) | 2005-05-18 |
Family
ID=14873149
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12394197A Expired - Fee Related JP3648015B2 (ja) | 1997-05-14 | 1997-05-14 | 半導体装置 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5998828A (enExample) |
| JP (1) | JP3648015B2 (enExample) |
| KR (1) | KR100315740B1 (enExample) |
| CN (1) | CN100401527C (enExample) |
| DE (1) | DE19800089A1 (enExample) |
| FR (1) | FR2763425B1 (enExample) |
| TW (1) | TW393768B (enExample) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3602679B2 (ja) * | 1997-02-26 | 2004-12-15 | 株式会社ルネサステクノロジ | 半導体装置およびその製造方法 |
| US6188101B1 (en) * | 1998-01-14 | 2001-02-13 | Advanced Micro Devices, Inc. | Flash EPROM cell with reduced short channel effect and method for providing same |
| JP3769120B2 (ja) * | 1998-05-08 | 2006-04-19 | 株式会社東芝 | 半導体素子 |
| US6249841B1 (en) * | 1998-12-03 | 2001-06-19 | Ramtron International Corporation | Integrated circuit memory device and method incorporating flash and ferroelectric random access memory arrays |
| JP2001093903A (ja) | 1999-09-24 | 2001-04-06 | Toshiba Corp | 半導体装置及びその製造方法 |
| JP3613113B2 (ja) * | 2000-01-21 | 2005-01-26 | 日本電気株式会社 | 半導体装置およびその製造方法 |
| US6333244B1 (en) * | 2000-01-26 | 2001-12-25 | Advanced Micro Devices, Inc. | CMOS fabrication process with differential rapid thermal anneal scheme |
| JP4823408B2 (ja) * | 2000-06-08 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体記憶装置 |
| US6956757B2 (en) | 2000-06-22 | 2005-10-18 | Contour Semiconductor, Inc. | Low cost high density rectifier matrix memory |
| US6630386B1 (en) | 2000-07-18 | 2003-10-07 | Advanced Micro Devices, Inc | CMOS manufacturing process with self-amorphized source/drain junctions and extensions |
| US6521502B1 (en) | 2000-08-07 | 2003-02-18 | Advanced Micro Devices, Inc. | Solid phase epitaxy activation process for source/drain junction extensions and halo regions |
| JP2002208645A (ja) * | 2001-01-09 | 2002-07-26 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置およびその製造方法 |
| US6747318B1 (en) * | 2001-12-13 | 2004-06-08 | Lsi Logic Corporation | Buried channel devices and a process for their fabrication simultaneously with surface channel devices to produce transistors and capacitors with multiple electrical gate oxides |
| US7314812B2 (en) | 2003-08-28 | 2008-01-01 | Micron Technology, Inc. | Method for reducing the effective thickness of gate oxides by nitrogen implantation and anneal |
| JP2005101466A (ja) * | 2003-09-26 | 2005-04-14 | Renesas Technology Corp | 半導体記憶装置 |
| JP4513497B2 (ja) * | 2004-10-19 | 2010-07-28 | ソニー株式会社 | 固体撮像装置 |
| US7488635B2 (en) * | 2005-10-26 | 2009-02-10 | Freescale Semiconductor, Inc. | Semiconductor structure with reduced gate doping and methods for forming thereof |
| KR100742758B1 (ko) * | 2005-11-02 | 2007-07-26 | 경북대학교 산학협력단 | 플래시 메모리 소자 및 그 제조방법 |
| JP5567247B2 (ja) | 2006-02-07 | 2014-08-06 | セイコーインスツル株式会社 | 半導体装置およびその製造方法 |
| US7573095B2 (en) * | 2006-12-05 | 2009-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory cells with improved program/erase windows |
| US8217435B2 (en) | 2006-12-22 | 2012-07-10 | Intel Corporation | Floating body memory cell having gates favoring different conductivity type regions |
| US7652923B2 (en) * | 2007-02-02 | 2010-01-26 | Macronix International Co., Ltd. | Semiconductor device and memory and method of operating thereof |
| US7933133B2 (en) * | 2007-11-05 | 2011-04-26 | Contour Semiconductor, Inc. | Low cost, high-density rectifier matrix memory |
| US8969969B2 (en) * | 2009-03-20 | 2015-03-03 | International Business Machines Corporation | High threshold voltage NMOS transistors for low power IC technology |
| JP2012028790A (ja) * | 2011-08-19 | 2012-02-09 | Renesas Electronics Corp | 半導体装置 |
| CN103107076B (zh) * | 2011-11-11 | 2015-04-29 | 中芯国际集成电路制造(上海)有限公司 | 分离栅极式快闪存储器及存储器组的制作方法 |
| CN103377901A (zh) * | 2012-04-28 | 2013-10-30 | 无锡华润上华科技有限公司 | 多晶硅栅极的形成方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4774197A (en) * | 1986-06-17 | 1988-09-27 | Advanced Micro Devices, Inc. | Method of improving silicon dioxide |
| JPH04157766A (ja) * | 1990-10-20 | 1992-05-29 | Sony Corp | シリコンゲートpチャンネルMOS半導体装置の製造方法 |
| JP3830541B2 (ja) * | 1993-09-02 | 2006-10-04 | 株式会社ルネサステクノロジ | 半導体装置及びその製造方法 |
| US5514902A (en) * | 1993-09-16 | 1996-05-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having MOS transistor |
| JPH07335883A (ja) * | 1994-06-15 | 1995-12-22 | Toshiba Corp | 半導体装置の製造方法 |
| JPH08139315A (ja) * | 1994-11-09 | 1996-05-31 | Mitsubishi Electric Corp | Mosトランジスタ、半導体装置及びそれらの製造方法 |
| US5674788A (en) * | 1995-06-06 | 1997-10-07 | Advanced Micro Devices, Inc. | Method of forming high pressure silicon oxynitride gate dielectrics |
| US5567638A (en) * | 1995-06-14 | 1996-10-22 | National Science Council | Method for suppressing boron penetration in PMOS with nitridized polysilicon gate |
| JPH0922999A (ja) * | 1995-07-07 | 1997-01-21 | Seiko Epson Corp | Mis型半導体装置及びその製造方法 |
| US5734186A (en) * | 1996-09-16 | 1998-03-31 | Delco Electronics Corporation | CMOS voltage clamp |
-
1997
- 1997-05-14 JP JP12394197A patent/JP3648015B2/ja not_active Expired - Fee Related
- 1997-09-04 TW TW086112786A patent/TW393768B/zh not_active IP Right Cessation
- 1997-09-26 KR KR1019970049100A patent/KR100315740B1/ko not_active Expired - Fee Related
- 1997-10-27 US US08/958,546 patent/US5998828A/en not_active Expired - Lifetime
- 1997-12-16 FR FR9715945A patent/FR2763425B1/fr not_active Expired - Fee Related
-
1998
- 1998-01-02 DE DE19800089A patent/DE19800089A1/de not_active Withdrawn
- 1998-02-05 CN CNB981043941A patent/CN100401527C/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH10313098A5 (enExample) | ||
| US6548874B1 (en) | Higher voltage transistors for sub micron CMOS processes | |
| US8450156B2 (en) | Method for producing a thyristor | |
| US7307332B2 (en) | Semiconductor device and method for fabricating the same | |
| US5427964A (en) | Insulated gate field effect transistor and method for fabricating | |
| CN100401527C (zh) | 半导体器件及其制造方法 | |
| JPH10247725A (ja) | 半導体装置およびその製造方法 | |
| US5917218A (en) | Peripheral circuits including high voltage transistors with LDD structures for nonvolatile memories | |
| US5079605A (en) | Silicon-on-insulator transistor with selectable body node to source node connection | |
| US20060289933A1 (en) | Field effect transistor and method for producing a field effect transistor | |
| US6054357A (en) | Semiconductor device and method for fabricating the same | |
| US20030127694A1 (en) | Higher voltage transistors for sub micron CMOS processes | |
| KR20010051913A (ko) | 반도체 장치 및 제조 방법 | |
| US5623154A (en) | Semiconductor device having triple diffusion | |
| US6396100B2 (en) | Efficient fabrication process for dual well type structures | |
| US20050032288A1 (en) | Method of manufacturing NOR-type mask ROM device and semiconductor device including the same | |
| US20020175380A1 (en) | Cmos with a fixed charge in the gate dielectric | |
| US20060284266A1 (en) | High voltage N-channel LDMOS devices built in a deep submicron CMOS process | |
| JP2882309B2 (ja) | 入力保護回路及び半導体集積回路装置の製造方法 | |
| US5610428A (en) | Semiconductor integrated circuit | |
| JP3778810B2 (ja) | 半導体装置の製造方法 | |
| US6815295B1 (en) | Method of manufacturing field effect transistors | |
| US7271449B2 (en) | Semiconductor device having triple-well structure | |
| EP0650190B1 (en) | Single event upset hardening of commercial VLSI technology without circuit redesign | |
| EP1225627A2 (en) | Semiconductor integrated circuit device and manufacture method therefor |