JPH10132908A5 - - Google Patents
Info
- Publication number
- JPH10132908A5 JPH10132908A5 JP1996292695A JP29269596A JPH10132908A5 JP H10132908 A5 JPH10132908 A5 JP H10132908A5 JP 1996292695 A JP1996292695 A JP 1996292695A JP 29269596 A JP29269596 A JP 29269596A JP H10132908 A5 JPH10132908 A5 JP H10132908A5
- Authority
- JP
- Japan
- Prior art keywords
- pad
- potential
- instruction signal
- check instruction
- activated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29269596A JP3728356B2 (ja) | 1996-11-05 | 1996-11-05 | 半導体装置 |
| US08/787,803 US5764573A (en) | 1996-11-05 | 1997-01-23 | Semiconductor device capable of externally and readily identifying set bonding optional function and method of identifying internal function of semiconductor device |
| DE19706534A DE19706534B4 (de) | 1996-11-05 | 1997-02-19 | Halbleitereinrichtung, bei der eine interne Funktion entsprechend einem Potential einer speziellen Anschlußfläche bestimmt wird, und Verfahren des Bestimmens einer internen Funktion einer Halbleitereinrichtung |
| CN97109942A CN1110095C (zh) | 1996-11-05 | 1997-03-31 | 半导体装置及半导体装置的内部功能识别方法 |
| KR1019970011762A KR100235284B1 (ko) | 1996-11-05 | 1997-03-31 | 반도체 장치 및 반도체 장치의 내부 기능 식별 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP29269596A JP3728356B2 (ja) | 1996-11-05 | 1996-11-05 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10132908A JPH10132908A (ja) | 1998-05-22 |
| JPH10132908A5 true JPH10132908A5 (enExample) | 2004-10-21 |
| JP3728356B2 JP3728356B2 (ja) | 2005-12-21 |
Family
ID=17785111
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP29269596A Expired - Fee Related JP3728356B2 (ja) | 1996-11-05 | 1996-11-05 | 半導体装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US5764573A (enExample) |
| JP (1) | JP3728356B2 (enExample) |
| KR (1) | KR100235284B1 (enExample) |
| CN (1) | CN1110095C (enExample) |
| DE (1) | DE19706534B4 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100505574B1 (ko) * | 1997-12-30 | 2005-09-26 | 삼성전자주식회사 | 내부 선택 사양의 확인이 가능한 반도체 장치 |
| KR100310418B1 (ko) * | 1999-01-18 | 2001-11-02 | 김영환 | 데이타 출력버퍼 |
| KR100344838B1 (ko) * | 2000-07-24 | 2002-07-20 | 주식회사 하이닉스반도체 | 본딩 옵션 회로 |
| KR100725092B1 (ko) * | 2000-12-07 | 2007-06-04 | 삼성전자주식회사 | 반도체 메모리 장치의 칩 내부 신호선 감지장치 |
| KR100402388B1 (ko) * | 2001-09-24 | 2003-10-17 | 삼성전자주식회사 | 칩선택 출력 시간이 단축된 반도체 메모리 장치 |
| JP2003257199A (ja) * | 2001-12-28 | 2003-09-12 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP5841035B2 (ja) * | 2012-10-12 | 2016-01-06 | 日本電信電話株式会社 | ディジタル/アナログ変換器 |
| CN109143022B (zh) * | 2018-04-24 | 2024-06-07 | 赛凯诺技术(深圳)有限公司 | 防护单片机芯片被倒插致损的方法和电路 |
| JP7179165B2 (ja) * | 2019-04-23 | 2022-11-28 | 日立Astemo株式会社 | 半導体集積回路装置および半導体集積回路装置の検査方法 |
| US12488856B2 (en) | 2023-01-11 | 2025-12-02 | Samsung Electronics Co., Ltd. | Memory device, operation method of memory device, and operation method of test device configured to test memory device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02159583A (ja) * | 1988-12-13 | 1990-06-19 | Nec Corp | 半導体集積回路 |
| JP3039053B2 (ja) * | 1991-11-19 | 2000-05-08 | 日本電気株式会社 | 半導体集積回路 |
| JPH06267275A (ja) * | 1993-03-10 | 1994-09-22 | Fujitsu Ltd | センスアンプ制御回路及びセンスアンプ制御方法 |
| JPH06275094A (ja) * | 1993-03-23 | 1994-09-30 | Mitsubishi Electric Corp | 半導体装置および半導体メモリ装置 |
-
1996
- 1996-11-05 JP JP29269596A patent/JP3728356B2/ja not_active Expired - Fee Related
-
1997
- 1997-01-23 US US08/787,803 patent/US5764573A/en not_active Expired - Lifetime
- 1997-02-19 DE DE19706534A patent/DE19706534B4/de not_active Expired - Fee Related
- 1997-03-31 KR KR1019970011762A patent/KR100235284B1/ko not_active Expired - Fee Related
- 1997-03-31 CN CN97109942A patent/CN1110095C/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4493116B2 (ja) | 読み取り/書き込みアドレスバスを有するランダムアクセスメモリ並びに同メモリへの書き込み及び同メモリからの読み取り方法 | |
| US5255239A (en) | Bidirectional first-in-first-out memory device with transparent and user-testable capabilities | |
| US6459651B1 (en) | Semiconductor memory device having data masking pin and memory system including the same | |
| US6327175B1 (en) | Method and apparatus for controlling a memory array with a programmable register | |
| KR100827402B1 (ko) | 병렬 데이터 경로 아키텍처 | |
| US5991233A (en) | Switch signal generators for simultaneously setting input/output data paths, and high-speed synchronous SRAM devices using the same | |
| JPH10132908A5 (enExample) | ||
| KR920010624A (ko) | 반도체기억장치 | |
| KR970029620A (ko) | 마이크로 제어유닛을 접속하는 외부팽창 버스 인터패이스회로 및 이 외부팽창 버스 인터패이스 회로를 결합하는 디지탈 기록 및 재생장치 | |
| KR950012245A (ko) | 사용자 설계 회로를 갖는 단일 칩 마이크로컴퓨터 | |
| TW434542B (en) | Synchronous semiconductor storage device | |
| JP2001135084A5 (enExample) | ||
| TW349226B (en) | A test method of high speed memory devices in which limit conditions for the clock signals are defined | |
| JPH1091568A5 (enExample) | ||
| USRE38903E1 (en) | Method and apparatus for generating a pulse | |
| KR910017284A (ko) | 메모리 칩용 패리티 검사 방법 및 장치 | |
| TW200535623A (en) | Expansible time-division bus structure of enhanced type | |
| KR970007525B1 (ko) | 어드레스 프로세싱 회로와 이를 이용한 반도체 기억장치 | |
| JPH02310889A (ja) | スタティックランダムアクセスメモリ | |
| JP3245903B2 (ja) | 半導体周辺デバイス | |
| KR940022849A (ko) | 진단 시스템에 옵션 기능을 교시하기 위한 응답 시스템을 구비한 반도체 집적 회로 장치 | |
| JPH01269150A (ja) | バッファリング装置 | |
| KR100189553B1 (ko) | 정보저장장치와 컴퓨터 시스템간에 데이타를 인터페이싱하기위한회로 | |
| JPS6080193A (ja) | メモリシステム | |
| KR920000069A (ko) | 병렬, 직렬 출력 변환기능을 내장하는 메모리 ic |