JPH0750696B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法

Info

Publication number
JPH0750696B2
JPH0750696B2 JP62317808A JP31780887A JPH0750696B2 JP H0750696 B2 JPH0750696 B2 JP H0750696B2 JP 62317808 A JP62317808 A JP 62317808A JP 31780887 A JP31780887 A JP 31780887A JP H0750696 B2 JPH0750696 B2 JP H0750696B2
Authority
JP
Japan
Prior art keywords
polycrystalline silicon
silicon layer
region
ions
impurity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62317808A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01157522A (ja
Inventor
喜紀 奥村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP62317808A priority Critical patent/JPH0750696B2/ja
Priority to US07/283,804 priority patent/US4906591A/en
Priority to KR1019880016517A priority patent/KR920004175B1/ko
Priority to DE3841927A priority patent/DE3841927A1/de
Publication of JPH01157522A publication Critical patent/JPH01157522A/ja
Publication of JPH0750696B2 publication Critical patent/JPH0750696B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H10P30/20—
    • H10P32/302—
    • H10D64/011—
    • H10D64/0113—
    • H10P32/1414—
    • H10P32/171—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/02—Contacts, special

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
JP62317808A 1987-12-14 1987-12-14 半導体装置の製造方法 Expired - Lifetime JPH0750696B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP62317808A JPH0750696B2 (ja) 1987-12-14 1987-12-14 半導体装置の製造方法
US07/283,804 US4906591A (en) 1987-12-14 1988-12-06 Method of manufacturing a semiconductor device having an electric contact portion
KR1019880016517A KR920004175B1 (ko) 1987-12-14 1988-12-12 반도체장치의 제조방법
DE3841927A DE3841927A1 (de) 1987-12-14 1988-12-13 Verfahren zur herstellung einer halbleitervorrichtung mit einem elektrischen kontakt

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62317808A JPH0750696B2 (ja) 1987-12-14 1987-12-14 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPH01157522A JPH01157522A (ja) 1989-06-20
JPH0750696B2 true JPH0750696B2 (ja) 1995-05-31

Family

ID=18092271

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62317808A Expired - Lifetime JPH0750696B2 (ja) 1987-12-14 1987-12-14 半導体装置の製造方法

Country Status (4)

Country Link
US (1) US4906591A (cg-RX-API-DMAC10.html)
JP (1) JPH0750696B2 (cg-RX-API-DMAC10.html)
KR (1) KR920004175B1 (cg-RX-API-DMAC10.html)
DE (1) DE3841927A1 (cg-RX-API-DMAC10.html)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2954263B2 (ja) * 1990-03-22 1999-09-27 沖電気工業株式会社 半導体装置の製造方法
KR930000581B1 (ko) * 1990-04-04 1993-01-25 금성일렉트론 주식회사 자기 정렬된 캐패시터 콘택을 갖는 셀 제조방법 및 구조
JP2720592B2 (ja) * 1990-09-25 1998-03-04 日本電気株式会社 半導体装置の製造方法
DE4331549A1 (de) * 1993-09-16 1995-04-13 Gold Star Electronics Verfahren zur Herstellung einer ULSI-Halbleitereinrichtung
KR0166824B1 (ko) * 1995-12-19 1999-02-01 문정환 반도체 소자의 제조방법
US6017829A (en) 1997-04-01 2000-01-25 Micron Technology, Inc. Implanted conductor and methods of making
US5998294A (en) * 1998-04-29 1999-12-07 The United States Of America As Represented By The Secretary Of The Navy Method for forming improved electrical contacts on non-planar structures
US6187481B1 (en) * 1998-08-20 2001-02-13 Micron Technology, Inc. Semiconductive material stencil mask and methods of manufacturing stencil masks from semiconductive material, utilizing different dopants
US6300017B1 (en) * 1998-08-20 2001-10-09 Micron Technology, Inc. Stencil masks and methods of manufacturing stencil masks
DE10149199B4 (de) * 2001-10-05 2006-05-18 Infineon Technologies Ag Speicherzellenfeld und Verfahren zu seiner Herstellung
KR100905872B1 (ko) * 2007-08-24 2009-07-03 주식회사 하이닉스반도체 반도체 소자의 금속배선 형성 방법
JP2017168698A (ja) * 2016-03-17 2017-09-21 東芝メモリ株式会社 半導体記憶装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3871067A (en) * 1973-06-29 1975-03-18 Ibm Method of manufacturing a semiconductor device
JPS54128668A (en) * 1978-03-30 1979-10-05 Toshiba Corp Manufacture for electronic component device
US4502206A (en) * 1983-11-18 1985-03-05 Rca Corporation Method of forming semiconductor contacts by implanting ions of neutral species at the interfacial region
US4693925A (en) * 1984-03-01 1987-09-15 Advanced Micro Devices, Inc. Integrated circuit structure having intermediate metal silicide layer
JPS6246575A (ja) * 1985-08-23 1987-02-28 Sharp Corp 薄膜半導体装置

Also Published As

Publication number Publication date
JPH01157522A (ja) 1989-06-20
DE3841927A1 (de) 1989-06-22
KR890011033A (ko) 1989-08-12
DE3841927C2 (cg-RX-API-DMAC10.html) 1991-11-21
KR920004175B1 (ko) 1992-05-30
US4906591A (en) 1990-03-06

Similar Documents

Publication Publication Date Title
KR900008207B1 (ko) 반도체기억장치
US5872382A (en) Low junction leakage mosfets with particular sidewall spacer structure
JPH0754825B2 (ja) 部分的誘電体分離半導体装置
US4354307A (en) Method for mass producing miniature field effect transistors in high density LSI/VLSI chips
EP0051500B1 (en) Semiconductor devices
JPH0750696B2 (ja) 半導体装置の製造方法
US5982017A (en) Recessed structure for shallow trench isolation and salicide processes
US5426327A (en) MOS semiconductor with LDD structure having gate electrode and side spacers of polysilicon with different impurity concentrations
US4642880A (en) Method for manufacturing a recessed semiconductor device
US4076557A (en) Method for providing semiconductor devices
US5801086A (en) Process for formation of contact conductive layer in a semiconductor device
US5106782A (en) Method of manufacturing a semiconductor device
EP0497596B1 (en) Method for fabricating integrated circuit structures
US5834811A (en) Salicide process for FETs
US6426533B2 (en) Semiconductor device and manufacturing method thereof
JPH07254705A (ja) 電界効果トランジスタおよびその製造方法
JP2876716B2 (ja) 半導体装置
JPH06163576A (ja) 半導体装置の製造方法
JP2876741B2 (ja) 半導体装置
TW457649B (en) Method for fabricating a flat-cell semiconductor memory device
KR0151039B1 (ko) 폴리사이드 배선 구조를 가지는 반도체 장치 및 그 제조방법
JP2855684B2 (ja) 半導体装置の製造方法
KR920010202B1 (ko) 반도체 소자의 컨택 형성 방법 및 그 구조.
JP3489232B2 (ja) 半導体記憶装置の製造方法
JP2924127B2 (ja) 半導体装置