JPH0241908B2 - - Google Patents
Info
- Publication number
- JPH0241908B2 JPH0241908B2 JP59274504A JP27450484A JPH0241908B2 JP H0241908 B2 JPH0241908 B2 JP H0241908B2 JP 59274504 A JP59274504 A JP 59274504A JP 27450484 A JP27450484 A JP 27450484A JP H0241908 B2 JPH0241908 B2 JP H0241908B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- power supply
- lines
- layer power
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
- H10D84/907—CMOS gate arrays
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59274504A JPS61156751A (ja) | 1984-12-28 | 1984-12-28 | 半導体集積回路 |
| EP85307023A EP0177336B1 (en) | 1984-10-03 | 1985-10-01 | Gate array integrated device |
| DE8585307023T DE3586385T2 (de) | 1984-10-03 | 1985-10-01 | Integrierte gate-matrixstruktur. |
| KR858507267A KR900005150B1 (en) | 1984-10-03 | 1985-10-02 | Gate array integrated circuit device |
| US06/782,923 US4661815A (en) | 1984-10-03 | 1985-10-02 | Gate array integrated device having mixed single column type and matrix type arrays |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59274504A JPS61156751A (ja) | 1984-12-28 | 1984-12-28 | 半導体集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61156751A JPS61156751A (ja) | 1986-07-16 |
| JPH0241908B2 true JPH0241908B2 (enExample) | 1990-09-19 |
Family
ID=17542613
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59274504A Granted JPS61156751A (ja) | 1984-10-03 | 1984-12-28 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61156751A (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63197356A (ja) * | 1987-02-12 | 1988-08-16 | Matsushita Electric Ind Co Ltd | 集積回路装置 |
| JP2606845B2 (ja) * | 1987-06-19 | 1997-05-07 | 富士通株式会社 | 半導体集積回路 |
| JP2575760B2 (ja) * | 1987-11-30 | 1997-01-29 | シャープ株式会社 | 集積回路の配線構造 |
| JPH01179344A (ja) * | 1988-01-04 | 1989-07-17 | Toshiba Corp | 半導体装置 |
| JPH01251639A (ja) * | 1988-03-31 | 1989-10-06 | Toshiba Corp | 半導体集積回路装置 |
| JPH0628285B2 (ja) * | 1988-07-12 | 1994-04-13 | 三洋電機株式会社 | リニア半導体集積回路 |
| JPH0727968B2 (ja) * | 1988-12-20 | 1995-03-29 | 株式会社東芝 | 半導体集積回路装置 |
| US5280450A (en) * | 1990-05-14 | 1994-01-18 | Hitachi, Ltd. | High-speed semicondustor memory integrated circuit arrangement having power and signal lines with reduced resistance |
| JP2674378B2 (ja) * | 1991-08-26 | 1997-11-12 | 株式会社日立製作所 | 半導体集積回路装置 |
| JP2790070B2 (ja) * | 1995-02-02 | 1998-08-27 | 日本電気株式会社 | 半導体集積回路装置 |
| US5981987A (en) | 1997-12-02 | 1999-11-09 | Nurlogic Design, Inc. | Power ground metallization routing in a semiconductor device |
| JP4737870B2 (ja) * | 2001-05-30 | 2011-08-03 | 東芝モバイルディスプレイ株式会社 | 液晶表示装置 |
| JP4522685B2 (ja) * | 2003-10-16 | 2010-08-11 | ルネサスエレクトロニクス株式会社 | 電源配線の設計方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52120150A (en) * | 1976-03-30 | 1977-10-08 | Sanei Kagaku Kogyo Kk | Soy milk protein coagulant for tofu |
| JPS55106693A (en) * | 1979-02-09 | 1980-08-15 | Hitachi Ltd | Resistance welding quality evaluating monitor |
| JPS5851538A (ja) * | 1981-09-24 | 1983-03-26 | Hitachi Ltd | 半導体集積回路装置 |
-
1984
- 1984-12-28 JP JP59274504A patent/JPS61156751A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61156751A (ja) | 1986-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3154411B2 (ja) | Cadによってレイアウトされた2金属層集積回路ゲート・アレイ | |
| JPH10335612A (ja) | 高密度ゲートアレイセル構造およびその製造方法 | |
| JPH0241908B2 (enExample) | ||
| US5111271A (en) | Semiconductor device using standard cell system | |
| JP3180612B2 (ja) | 半導体集積回路 | |
| JPH0113222B2 (enExample) | ||
| JP3556416B2 (ja) | 半導体集積回路装置 | |
| JPH0558582B2 (enExample) | ||
| US20050017360A1 (en) | Semiconductor device | |
| US4566022A (en) | Flexible/compressed array macro design | |
| JP3253549B2 (ja) | 半導体集積回路装置 | |
| JPH10163458A (ja) | クロックドライバ回路及び半導体集積回路装置 | |
| USH512H (en) | Automated universal array | |
| JPH0120539B2 (enExample) | ||
| JPH1041393A (ja) | 半導体スタンダードセル及びその配置配線方法 | |
| JPS60110137A (ja) | 半導体装置 | |
| EP1009031B1 (en) | Semiconductor integrated circuit device and method of producing the same | |
| JPH08213577A (ja) | 半導体集積回路装置 | |
| JPH04225548A (ja) | 集積回路装置 | |
| JPH0563944B2 (enExample) | ||
| JPS62263653A (ja) | 半導体集積回路装置の製造方法 | |
| JPH0729978A (ja) | 半導体集積回路 | |
| JP2634800B2 (ja) | 半導体集積回路スタンダードセル | |
| JPS6342419B2 (enExample) | ||
| JPH03232270A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |