JP7391184B2 - 配線基板 - Google Patents

配線基板 Download PDF

Info

Publication number
JP7391184B2
JP7391184B2 JP2022509905A JP2022509905A JP7391184B2 JP 7391184 B2 JP7391184 B2 JP 7391184B2 JP 2022509905 A JP2022509905 A JP 2022509905A JP 2022509905 A JP2022509905 A JP 2022509905A JP 7391184 B2 JP7391184 B2 JP 7391184B2
Authority
JP
Japan
Prior art keywords
buildup
layer
insulating layer
core
build
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022509905A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021193092A5 (https=
JPWO2021193092A1 (https=
Inventor
俊弘 樋渡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Publication of JPWO2021193092A1 publication Critical patent/JPWO2021193092A1/ja
Publication of JPWO2021193092A5 publication Critical patent/JPWO2021193092A5/ja
Application granted granted Critical
Publication of JP7391184B2 publication Critical patent/JP7391184B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0224Patterned shielding planes, ground planes or power planes
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
    • H05K3/4655Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern by using a laminate characterized by the insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/115Via connections; Lands around holes or via connections
    • H05K1/116Lands, clearance holes or other lay-out details concerning the surrounding of a via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0237High frequency adaptations
    • H05K1/0245Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/0929Conductive planes
    • H05K2201/093Layout of power planes, ground planes or power supply conductors, e.g. having special clearance holes therein
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/0929Conductive planes
    • H05K2201/09336Signal conductors in same plane as power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4602Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
JP2022509905A 2020-03-25 2021-03-11 配線基板 Active JP7391184B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020053937 2020-03-25
JP2020053937 2020-03-25
PCT/JP2021/009763 WO2021193092A1 (ja) 2020-03-25 2021-03-11 配線基板

Publications (3)

Publication Number Publication Date
JPWO2021193092A1 JPWO2021193092A1 (https=) 2021-09-30
JPWO2021193092A5 JPWO2021193092A5 (https=) 2022-11-15
JP7391184B2 true JP7391184B2 (ja) 2023-12-04

Family

ID=77891978

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022509905A Active JP7391184B2 (ja) 2020-03-25 2021-03-11 配線基板

Country Status (6)

Country Link
US (1) US12144105B2 (https=)
EP (1) EP4132231A4 (https=)
JP (1) JP7391184B2 (https=)
KR (1) KR102763739B1 (https=)
CN (1) CN115299185A (https=)
WO (1) WO2021193092A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7784351B2 (ja) * 2022-05-30 2025-12-11 京セラ株式会社 配線基板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001244633A (ja) 2000-02-28 2001-09-07 Nec Corp 多層プリント配線板
JP2008218444A (ja) 2007-02-28 2008-09-18 Sony Corp プリント配線基板
US20180212307A1 (en) 2017-01-23 2018-07-26 Samsung Electro-Mechanics Co., Ltd. Antenna-integrated radio frequency module
JP2019033586A (ja) 2017-08-08 2019-02-28 ルネサスエレクトロニクス株式会社 電子装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4700332B2 (ja) * 2003-12-05 2011-06-15 イビデン株式会社 多層プリント配線板
US20060151869A1 (en) * 2005-01-10 2006-07-13 Franz Gisin Printed circuit boards and the like with improved signal integrity for differential signal pairs
TWI443789B (zh) * 2008-07-04 2014-07-01 欣興電子股份有限公司 嵌埋有半導體晶片之電路板及其製法
JP5436963B2 (ja) * 2009-07-21 2014-03-05 新光電気工業株式会社 配線基板及び半導体装置
US9544992B2 (en) 2013-01-29 2017-01-10 Fci Americas Technology Llc PCB having offset differential signal routing
WO2016067908A1 (ja) 2014-10-29 2016-05-06 株式会社村田製作所 無線通信モジュール
US10231325B1 (en) 2016-12-20 2019-03-12 Juniper Networks, Inc. Placement of vias in printed circuit board circuits
KR101952870B1 (ko) * 2017-01-23 2019-02-28 삼성전기주식회사 안테나 통합형 rf 모듈
CN108575044B (zh) * 2017-03-13 2023-01-24 富士康(昆山)电脑接插件有限公司 印刷电路板及其组件
US10410683B2 (en) 2017-12-14 2019-09-10 Seagate Technology Llc Tightly coupled differential vias
JP7001530B2 (ja) * 2018-04-16 2022-01-19 ルネサスエレクトロニクス株式会社 半導体装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001244633A (ja) 2000-02-28 2001-09-07 Nec Corp 多層プリント配線板
JP2008218444A (ja) 2007-02-28 2008-09-18 Sony Corp プリント配線基板
US20180212307A1 (en) 2017-01-23 2018-07-26 Samsung Electro-Mechanics Co., Ltd. Antenna-integrated radio frequency module
JP2019033586A (ja) 2017-08-08 2019-02-28 ルネサスエレクトロニクス株式会社 電子装置

Also Published As

Publication number Publication date
EP4132231A1 (en) 2023-02-08
US12144105B2 (en) 2024-11-12
KR20220143068A (ko) 2022-10-24
EP4132231A4 (en) 2024-05-01
WO2021193092A1 (ja) 2021-09-30
KR102763739B1 (ko) 2025-02-07
US20230217581A1 (en) 2023-07-06
JPWO2021193092A1 (https=) 2021-09-30
CN115299185A (zh) 2022-11-04

Similar Documents

Publication Publication Date Title
KR101058621B1 (ko) 반도체 패키지 및 이의 제조 방법
US7613010B2 (en) Stereoscopic electronic circuit device, and relay board and relay frame used therein
JP4186843B2 (ja) 立体的電子回路装置
CN103648233B (zh) 电子电路模块及其制作方法
KR102679995B1 (ko) 인쇄회로기판 및 이를 포함하는 패키지 구조물
JP7391184B2 (ja) 配線基板
KR20210074609A (ko) 인쇄회로기판
KR100895816B1 (ko) 반도체 패키지
JP7449743B2 (ja) 配線基板
KR20170037540A (ko) 지문 센서용 배선 기판
JP7352490B2 (ja) 配線基板
JP2024098872A (ja) 配線基板
CN116669278A (zh) 电路板结构
JP7784351B2 (ja) 配線基板
JP7431865B2 (ja) 配線基板
US20250107004A1 (en) Wiring board and mounting structure using the same
JP7379140B2 (ja) 配線基板
KR20230058883A (ko) 배선 기판 및 반도체 패키지
JP7433065B2 (ja) 配線基板
JP3829609B2 (ja) 半導体チップの実装構造
JP3796773B2 (ja) 電子部品搭載用の多層基板
US20250168970A1 (en) Wiring board
JP2020013917A (ja) 配線基板
KR20250168720A (ko) 회로기판 및 반도체 패키지
JP2025102410A (ja) 配線基板およびそれを用いた実装構造体

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220913

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220913

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20231024

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20231121

R150 Certificate of patent or registration of utility model

Ref document number: 7391184

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150