JP7027234B2 - ウエーハの加工方法 - Google Patents

ウエーハの加工方法 Download PDF

Info

Publication number
JP7027234B2
JP7027234B2 JP2018078195A JP2018078195A JP7027234B2 JP 7027234 B2 JP7027234 B2 JP 7027234B2 JP 2018078195 A JP2018078195 A JP 2018078195A JP 2018078195 A JP2018078195 A JP 2018078195A JP 7027234 B2 JP7027234 B2 JP 7027234B2
Authority
JP
Japan
Prior art keywords
wafer
flash memory
layer
semiconductor substrate
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018078195A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019186468A (ja
Inventor
哲一 杉谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Corp filed Critical Disco Corp
Priority to JP2018078195A priority Critical patent/JP7027234B2/ja
Priority to KR1020190034398A priority patent/KR102629098B1/ko
Priority to CN201910293069.0A priority patent/CN110391183A/zh
Priority to TW108113018A priority patent/TWI825091B/zh
Publication of JP2019186468A publication Critical patent/JP2019186468A/ja
Application granted granted Critical
Publication of JP7027234B2 publication Critical patent/JP7027234B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/38Removing material by boring or cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Optics & Photonics (AREA)
  • Plasma & Fusion (AREA)
  • Mechanical Engineering (AREA)
  • Dicing (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Laser Beam Processing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
JP2018078195A 2018-04-16 2018-04-16 ウエーハの加工方法 Active JP7027234B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2018078195A JP7027234B2 (ja) 2018-04-16 2018-04-16 ウエーハの加工方法
KR1020190034398A KR102629098B1 (ko) 2018-04-16 2019-03-26 웨이퍼의 가공 방법
CN201910293069.0A CN110391183A (zh) 2018-04-16 2019-04-12 晶片的加工方法
TW108113018A TWI825091B (zh) 2018-04-16 2019-04-15 晶圓之加工方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018078195A JP7027234B2 (ja) 2018-04-16 2018-04-16 ウエーハの加工方法

Publications (2)

Publication Number Publication Date
JP2019186468A JP2019186468A (ja) 2019-10-24
JP7027234B2 true JP7027234B2 (ja) 2022-03-01

Family

ID=68284317

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018078195A Active JP7027234B2 (ja) 2018-04-16 2018-04-16 ウエーハの加工方法

Country Status (4)

Country Link
JP (1) JP7027234B2 (ko)
KR (1) KR102629098B1 (ko)
CN (1) CN110391183A (ko)
TW (1) TWI825091B (ko)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20240004698A (ko) 2021-05-28 2024-01-11 니뽄 다바코 산교 가부시키가이샤 정보 처리 방법, 정보 처리 단말, 및 정보 처리 시스템
CN115770960A (zh) * 2021-11-25 2023-03-10 湖南大学 一种含背金层半导体材料的复合切割工艺
CN114986358B (zh) * 2022-05-27 2024-04-09 深圳市奥伦德元器件有限公司 芯片划片方法、设备、控制器及计算机可读存储介质

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009176849A (ja) 2008-01-23 2009-08-06 Toshiba Corp 積層型半導体装置と半導体記憶装置
JP2013258236A (ja) 2012-06-12 2013-12-26 Disco Abrasive Syst Ltd 接着フィルムの破断方法
JP2015133435A (ja) 2014-01-15 2015-07-23 株式会社ディスコ ウエーハの加工方法
JP2016111293A (ja) 2014-12-10 2016-06-20 株式会社東京精密 ウェハ分割方法及びウェハ分割装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007134454A (ja) * 2005-11-09 2007-05-31 Toshiba Corp 半導体装置の製造方法
JP2013080972A (ja) * 2005-11-10 2013-05-02 Renesas Electronics Corp 半導体装置の製造方法
JP5155030B2 (ja) * 2008-06-13 2013-02-27 株式会社ディスコ 光デバイスウエーハの分割方法
JP2010010595A (ja) * 2008-06-30 2010-01-14 Oki Data Corp 複合半導体装置、プリントヘッド及び画像形成装置
KR101698193B1 (ko) * 2009-09-15 2017-01-19 삼성전자주식회사 3차원 반도체 메모리 장치 및 그 제조 방법
JP6029347B2 (ja) 2012-06-26 2016-11-24 株式会社ディスコ ウエーハの加工方法
US9460966B2 (en) * 2013-10-10 2016-10-04 Applied Materials, Inc. Method and apparatus for dicing wafers having thick passivation polymer layer
JP2015207604A (ja) * 2014-04-17 2015-11-19 株式会社ディスコ ウェーハの加工方法
JP6305853B2 (ja) * 2014-07-08 2018-04-04 株式会社ディスコ ウエーハの加工方法
JP2016058454A (ja) * 2014-09-05 2016-04-21 株式会社東芝 半導体記憶装置
JP2016115800A (ja) * 2014-12-15 2016-06-23 株式会社ディスコ ウエーハの加工方法
JP6716263B2 (ja) * 2016-01-22 2020-07-01 株式会社ディスコ ウエーハの加工方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009176849A (ja) 2008-01-23 2009-08-06 Toshiba Corp 積層型半導体装置と半導体記憶装置
JP2013258236A (ja) 2012-06-12 2013-12-26 Disco Abrasive Syst Ltd 接着フィルムの破断方法
JP2015133435A (ja) 2014-01-15 2015-07-23 株式会社ディスコ ウエーハの加工方法
JP2016111293A (ja) 2014-12-10 2016-06-20 株式会社東京精密 ウェハ分割方法及びウェハ分割装置

Also Published As

Publication number Publication date
CN110391183A (zh) 2019-10-29
JP2019186468A (ja) 2019-10-24
KR20190120701A (ko) 2019-10-24
KR102629098B1 (ko) 2024-01-24
TW201944474A (zh) 2019-11-16
TWI825091B (zh) 2023-12-11

Similar Documents

Publication Publication Date Title
CN108372434B (zh) SiC晶片的生成方法
CN110911268B (zh) 晶片的生成方法和激光加工装置
CN106992151B (zh) 晶片的加工方法
KR20180119481A (ko) SiC 웨이퍼의 생성 방법
JP7027234B2 (ja) ウエーハの加工方法
TW201603130A (zh) 晶圓之加工方法
JP7193956B2 (ja) ウェーハの加工方法
KR20180050225A (ko) 웨이퍼의 가공 방법
US20220402076A1 (en) Processing method
US11322403B2 (en) Wafer processing method
JP6305867B2 (ja) ウエーハの加工方法
JP6634300B2 (ja) ウエーハの加工方法
JP7512070B2 (ja) ウエーハの加工方法
JP6808526B2 (ja) ウエーハの加工方法
JP6808525B2 (ja) ウエーハの加工方法
JP2011091240A (ja) 半導体デバイスの製造方法
JP7424896B2 (ja) ウエーハの加工方法
JP7436187B2 (ja) ウエーハの加工方法
CN116779538A (zh) 晶片的加工方法
JP2021158194A (ja) ウエーハの加工方法
JP2023026921A (ja) ウエーハの加工方法
KR20240138019A (ko) 첩합 웨이퍼의 가공 방법
CN118588531A (zh) 贴合晶片的加工方法
CN118629860A (zh) 贴合晶片的加工方法
JP2021034477A (ja) レーザー加工方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210203

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220125

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220216

R150 Certificate of patent or registration of utility model

Ref document number: 7027234

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150