JP6639931B2 - 電子部品の製造装置及び製造方法並びに電子部品 - Google Patents
電子部品の製造装置及び製造方法並びに電子部品 Download PDFInfo
- Publication number
- JP6639931B2 JP6639931B2 JP2016017681A JP2016017681A JP6639931B2 JP 6639931 B2 JP6639931 B2 JP 6639931B2 JP 2016017681 A JP2016017681 A JP 2016017681A JP 2016017681 A JP2016017681 A JP 2016017681A JP 6639931 B2 JP6639931 B2 JP 6639931B2
- Authority
- JP
- Japan
- Prior art keywords
- porous metal
- resin
- electronic component
- chip
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67126—Apparatus for sealing, encapsulating, glassing, decapsulating or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of semiconductor or other solid state devices
- H01L25/18—Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of the types provided for in two or more different main groups of the same subclass of H10B, H10D, H10F, H10H, H10K or H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
- H01L2924/16153—Cap enclosing a plurality of side-by-side cavities [e.g. E-shaped cap]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016017681A JP6639931B2 (ja) | 2016-02-02 | 2016-02-02 | 電子部品の製造装置及び製造方法並びに電子部品 |
| KR1020160167370A KR101920972B1 (ko) | 2016-02-02 | 2016-12-09 | 전자 부품의 제조 방법 |
| CN201710058162.4A CN107026107B (zh) | 2016-02-02 | 2017-01-23 | 电子部件的制造装置及制造方法以及电子部件 |
| TW106103074A TW201806097A (zh) | 2016-02-02 | 2017-01-25 | 電子部件的製造裝置及其製造方法、以及電子部件 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016017681A JP6639931B2 (ja) | 2016-02-02 | 2016-02-02 | 電子部品の製造装置及び製造方法並びに電子部品 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017139278A JP2017139278A (ja) | 2017-08-10 |
| JP2017139278A5 JP2017139278A5 (enExample) | 2018-07-05 |
| JP6639931B2 true JP6639931B2 (ja) | 2020-02-05 |
Family
ID=59525307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016017681A Active JP6639931B2 (ja) | 2016-02-02 | 2016-02-02 | 電子部品の製造装置及び製造方法並びに電子部品 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP6639931B2 (enExample) |
| KR (1) | KR101920972B1 (enExample) |
| CN (1) | CN107026107B (enExample) |
| TW (1) | TW201806097A (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN208093541U (zh) * | 2017-12-05 | 2018-11-13 | 合肥矽迈微电子科技有限公司 | 封装体 |
| JP2019165173A (ja) * | 2018-03-20 | 2019-09-26 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
| CN109326527B (zh) * | 2018-09-27 | 2020-10-13 | 泉州智慧果技术服务有限公司 | 一种功率元件封装模块及其制备方法 |
| US11037883B2 (en) | 2018-11-16 | 2021-06-15 | Analog Devices International Unlimited Company | Regulator circuit package techniques |
| KR102711765B1 (ko) * | 2019-03-06 | 2024-09-27 | 삼성전기주식회사 | 전자 소자 모듈 및 그 제조 방법 |
| CN113544839B (zh) * | 2019-03-20 | 2024-12-17 | 三菱电机株式会社 | 半导体装置 |
| CN217334057U (zh) * | 2019-04-15 | 2022-08-30 | 株式会社村田制作所 | 电子元件模块 |
| KR102345062B1 (ko) * | 2019-11-20 | 2021-12-30 | (주)에이티세미콘 | 반도체 패키지 및 그 제조 방법 |
| WO2021177093A1 (ja) * | 2020-03-06 | 2021-09-10 | 株式会社村田製作所 | 放熱構造体及び電子機器 |
| CN111834238A (zh) * | 2020-08-10 | 2020-10-27 | 李元雄 | 一种采用凸块与倒装的大功率半导体器件封装方法 |
| CN111952206B (zh) * | 2020-08-14 | 2022-09-13 | 深圳市天成照明有限公司 | 一种电子元器件生产用封装装置 |
| JP7428384B2 (ja) * | 2020-10-06 | 2024-02-06 | アピックヤマダ株式会社 | 樹脂封止装置及び樹脂封止方法 |
| JPWO2022158474A1 (enExample) * | 2021-01-19 | 2022-07-28 | ||
| CN113299566B (zh) * | 2021-05-20 | 2023-01-24 | 合肥速芯微电子有限责任公司 | 封装结构及其制备方法 |
| CN114496808B (zh) * | 2022-01-25 | 2024-03-12 | 河北博威集成电路有限公司 | 倒装式塑封的装配方法、屏蔽系统、散热系统及应用 |
| JP2023109602A (ja) * | 2022-01-27 | 2023-08-08 | アピックヤマダ株式会社 | 樹脂封止装置及び樹脂封止方法 |
| CN114823370B (zh) * | 2022-05-10 | 2022-10-14 | 山东汉旗科技有限公司 | 指纹识别芯片封装结构及其封装的方法 |
| TWI844243B (zh) * | 2023-01-18 | 2024-06-01 | 宏碁股份有限公司 | 電子封裝結構 |
| TWI864819B (zh) * | 2023-06-13 | 2024-12-01 | 南茂科技股份有限公司 | 薄膜覆晶封裝結構 |
| CN117457618B (zh) * | 2023-12-25 | 2024-04-09 | 长电集成电路(绍兴)有限公司 | 芯片封装结构及芯片封装方法 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3434711B2 (ja) * | 1998-09-24 | 2003-08-11 | 株式会社巴川製紙所 | 放熱シート |
| JP4253992B2 (ja) * | 2000-03-16 | 2009-04-15 | 株式会社デンソー | 樹脂封止型半導体装置 |
| JP4630449B2 (ja) * | 2000-11-16 | 2011-02-09 | Towa株式会社 | 半導体装置及びその製造方法 |
| CN101587887A (zh) * | 2008-05-23 | 2009-11-25 | 富准精密工业(深圳)有限公司 | 发光二极管结构 |
| JP5740995B2 (ja) * | 2011-01-17 | 2015-07-01 | 富士通株式会社 | 半導体装置及びその製造方法 |
| JP6169516B2 (ja) * | 2014-03-31 | 2017-07-26 | Towa株式会社 | 樹脂成形装置及び樹脂成形方法 |
| JP6017492B2 (ja) * | 2014-04-24 | 2016-11-02 | Towa株式会社 | 樹脂封止電子部品の製造方法、突起電極付き板状部材、及び樹脂封止電子部品 |
| JP6298719B2 (ja) * | 2014-06-09 | 2018-03-20 | Towa株式会社 | 樹脂封止装置及び樹脂封止方法 |
| JP5944445B2 (ja) * | 2014-07-18 | 2016-07-05 | Towa株式会社 | 樹脂封止電子部品の製造方法、突起電極付き板状部材、樹脂封止電子部品、及び突起電極付き板状部材の製造方法 |
-
2016
- 2016-02-02 JP JP2016017681A patent/JP6639931B2/ja active Active
- 2016-12-09 KR KR1020160167370A patent/KR101920972B1/ko active Active
-
2017
- 2017-01-23 CN CN201710058162.4A patent/CN107026107B/zh active Active
- 2017-01-25 TW TW106103074A patent/TW201806097A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| KR20170092096A (ko) | 2017-08-10 |
| JP2017139278A (ja) | 2017-08-10 |
| CN107026107A (zh) | 2017-08-08 |
| TW201806097A (zh) | 2018-02-16 |
| CN107026107B (zh) | 2020-08-18 |
| KR101920972B1 (ko) | 2018-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6639931B2 (ja) | 電子部品の製造装置及び製造方法並びに電子部品 | |
| JP6654994B2 (ja) | 回路部品の製造方法 | |
| US7520052B2 (en) | Method of manufacturing a semiconductor device | |
| CN100449754C (zh) | 半导体器件及其制造方法 | |
| JP6672113B2 (ja) | 電子回路装置及び電子回路装置の製造方法 | |
| CN102097339B (zh) | 半导体器件及其制造方法 | |
| EP1524690A1 (en) | Semiconductor package with heat spreader | |
| US20110057327A1 (en) | Semiconductor device and method of manufacturing the same | |
| JP2004031607A (ja) | 半導体装置及びその製造方法 | |
| CN114765142B (zh) | 电子封装件及其制法 | |
| CN104752242A (zh) | 用于制造半导体装置的方法和接合夹具 | |
| US7663254B2 (en) | Semiconductor apparatus and method of manufacturing the same | |
| US10804190B2 (en) | Multi-chip module and method for manufacturing same | |
| JP2000294723A (ja) | 積層型半導体装置およびその製造方法 | |
| KR20060125574A (ko) | 오버행 다이용 에폭시 범프 | |
| TWI635586B (zh) | 樹脂封裝裝置及樹脂封裝方法 | |
| JP2022014121A (ja) | 半導体装置およびその製造方法 | |
| US8586413B2 (en) | Multi-chip module having a support structure and method of manufacture | |
| CN110739281A (zh) | 半导体封装 | |
| US10964627B2 (en) | Integrated electronic device having a dissipative package, in particular dual side cooling package | |
| JP2008187144A (ja) | 回路装置およびその製造方法 | |
| TW200412659A (en) | Semiconductor package with heat dissipating structure | |
| JP4626445B2 (ja) | 半導体パッケージの製造方法 | |
| CN116072628B (zh) | 用于增强芯片封装可靠性的散热盖板、封装结构及方法 | |
| CN111668117B (zh) | 一种半导体模块的封装方法及其封装过程中的两种结构 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180521 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20181226 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190823 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190903 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20191011 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20191112 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20191121 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20191210 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20191225 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6639931 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |