JP6295547B2 - データ処理回路及びそれを用いた制御装置 - Google Patents

データ処理回路及びそれを用いた制御装置

Info

Publication number
JP6295547B2
JP6295547B2 JP2013176572A JP2013176572A JP6295547B2 JP 6295547 B2 JP6295547 B2 JP 6295547B2 JP 2013176572 A JP2013176572 A JP 2013176572A JP 2013176572 A JP2013176572 A JP 2013176572A JP 6295547 B2 JP6295547 B2 JP 6295547B2
Authority
JP
Japan
Prior art keywords
data
pulse width
parallel
generation unit
processing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2013176572A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015046749A (ja
JP2015046749A5 (enExample
Inventor
晋太郎 川村
晋太郎 川村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP2013176572A priority Critical patent/JP6295547B2/ja
Publication of JP2015046749A publication Critical patent/JP2015046749A/ja
Publication of JP2015046749A5 publication Critical patent/JP2015046749A5/ja
Application granted granted Critical
Publication of JP6295547B2 publication Critical patent/JP6295547B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Logic Circuits (AREA)
JP2013176572A 2013-08-28 2013-08-28 データ処理回路及びそれを用いた制御装置 Expired - Fee Related JP6295547B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013176572A JP6295547B2 (ja) 2013-08-28 2013-08-28 データ処理回路及びそれを用いた制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013176572A JP6295547B2 (ja) 2013-08-28 2013-08-28 データ処理回路及びそれを用いた制御装置

Publications (3)

Publication Number Publication Date
JP2015046749A JP2015046749A (ja) 2015-03-12
JP2015046749A5 JP2015046749A5 (enExample) 2016-07-07
JP6295547B2 true JP6295547B2 (ja) 2018-03-20

Family

ID=52671937

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013176572A Expired - Fee Related JP6295547B2 (ja) 2013-08-28 2013-08-28 データ処理回路及びそれを用いた制御装置

Country Status (1)

Country Link
JP (1) JP6295547B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017015597A (ja) 2015-07-02 2017-01-19 株式会社リコー 集積回路におけるセルフテスト回路およびデータ処理回路
JP7078842B2 (ja) 2018-02-08 2022-06-01 富士通株式会社 送信装置、受信装置、クロック転送方法およびプログラム

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09307757A (ja) * 1996-05-10 1997-11-28 Brother Ind Ltd 情報記録装置
JPH10285971A (ja) * 1997-04-08 1998-10-23 Futaba Corp サーボモータ装置
JP3520051B2 (ja) * 2001-01-26 2004-04-19 日本バルーフ株式会社 高周波形リモートセンサー制御装置
JP2004170841A (ja) * 2002-11-22 2004-06-17 Konica Minolta Holdings Inc 画像形成装置
KR100710437B1 (ko) * 2004-04-16 2007-04-23 쟈인 에레쿠토로닉스 가부시키가이샤 송신 회로, 수신 회로 및 클락 추출 회로 및 데이터 전송방법 및 데이터 전송 시스템
JP2006217488A (ja) * 2005-02-07 2006-08-17 Ricoh Co Ltd パラレル−シリアル変換回路およびパラレル−シリアル変換方法
JP2007096903A (ja) * 2005-09-29 2007-04-12 Rohm Co Ltd パラレルシリアル変換回路およびそれを用いた電子機器
JP4796408B2 (ja) * 2006-03-03 2011-10-19 株式会社リコー 画像形成装置
JP5402985B2 (ja) * 2011-05-20 2014-01-29 コニカミノルタ株式会社 画像形成装置、画像形成装置の制御方法、および画像形成装置の制御プログラム
JP2013033699A (ja) * 2011-06-30 2013-02-14 Panasonic Corp 照明制御システム
JP5849757B2 (ja) * 2012-02-17 2016-02-03 セイコーエプソン株式会社 レシーバー回路、通信システム及び電子機器

Also Published As

Publication number Publication date
JP2015046749A (ja) 2015-03-12

Similar Documents

Publication Publication Date Title
TWI551053B (zh) 脈寬調變訊號產生電路與方法
JP6307829B2 (ja) 回路装置及び電子機器
CN102549924B (zh) 频率生成电路及方法
US7750713B2 (en) Spread spectrum clock generator
US20140191817A1 (en) Pwm signal generating circuit, printer, and pwm signal generating method
CN105099286A (zh) 电动机驱动电路及使用其的冷却装置、电子设备
CN101399504B (zh) 全数字式软启动电路与应用该电路的电源供电系统
JP6295547B2 (ja) データ処理回路及びそれを用いた制御装置
US6439679B1 (en) Pulse with modulation signal generating methods and apparatuses
JP2006527569A (ja) 高分解能ｐｗｍ発生器又はディジタル制御発振器
JP7377608B2 (ja) 高性能パルス幅変調（ｐｗｍ）信号を生成するためのシステム及び方法
ES2398850T3 (es) Circuito de cooperación
JP2009118449A (ja) 高集積システムのためのクロックデータ復旧回路及び方法
US20030112083A1 (en) Multiple duty cycle tap points for a precise and programmable duty cycle generator
CN112951149B (zh) 发光二极管显示驱动电路
JP6094130B2 (ja) Ｐｗｍ信号生成装置
CN107271891B (zh) 一种序列脉冲上升沿加抖的装置
CN115987065A (zh) 基于频率折返的软启动电路
CN103746707A (zh) 基于fpga的并串数据转换电路
US7327300B1 (en) System and method for generating a pulse width modulated signal having variable duty cycle resolution
CN110928524B (zh) 伪随机信号发生器
JP2004336191A (ja) 半導体集積回路
JP2015046749A5 (enExample)
Varsha et al. FPGA Implementation of High Speed Digital Pulse Width Modulator (DPWM) Technique for DC-DC Converter
JP6191698B2 (ja) 電源システム

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160520

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160520

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170331

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170509

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20171114

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180123

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180205

R151 Written notification of patent or utility model registration

Ref document number: 6295547

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees