JP5664656B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP5664656B2 JP5664656B2 JP2012536098A JP2012536098A JP5664656B2 JP 5664656 B2 JP5664656 B2 JP 5664656B2 JP 2012536098 A JP2012536098 A JP 2012536098A JP 2012536098 A JP2012536098 A JP 2012536098A JP 5664656 B2 JP5664656 B2 JP 5664656B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor wafer
- front surface
- manufacturing
- semiconductor device
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 311
- 238000004519 manufacturing process Methods 0.000 title claims description 72
- 239000000758 substrate Substances 0.000 claims description 69
- 239000000853 adhesive Substances 0.000 claims description 51
- 230000001070 adhesive effect Effects 0.000 claims description 50
- 238000000034 method Methods 0.000 claims description 48
- 238000000059 patterning Methods 0.000 claims description 25
- 239000002344 surface layer Substances 0.000 claims description 7
- 230000002093 peripheral effect Effects 0.000 claims description 6
- 229960001716 benzalkonium Drugs 0.000 claims description 2
- CYDRXTMLKJDRQH-UHFFFAOYSA-N benzododecinium Chemical compound CCCCCCCCCCCC[N+](C)(C)CC1=CC=CC=C1 CYDRXTMLKJDRQH-UHFFFAOYSA-N 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 213
- 239000003550 marker Substances 0.000 description 21
- 230000015556 catabolic process Effects 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 238000011161 development Methods 0.000 description 5
- 230000018109 developmental process Effects 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 239000010410 layer Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000012790 adhesive layer Substances 0.000 description 2
- 239000002390 adhesive tape Substances 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000010453 quartz Substances 0.000 description 2
- 230000003014 reinforcing effect Effects 0.000 description 2
- 239000002904 solvent Substances 0.000 description 2
- 238000002834 transmittance Methods 0.000 description 2
- RZVAJINKPMORJF-UHFFFAOYSA-N Acetaminophen Chemical compound CC(=O)NC1=CC=C(O)C=C1 RZVAJINKPMORJF-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910052500 inorganic mineral Inorganic materials 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000011707 mineral Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000005297 pyrex Substances 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7073—Alignment marks and their environment
- G03F9/7084—Position of mark on substrate, i.e. position in (x, y, z) of mark, e.g. buried or resist covered mark, mark on rearside, at the substrate edge, in the circuit area, latent image mark, marks in plural levels
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7088—Alignment mark detection, e.g. TTR, TTL, off-axis detection, array detector, video detection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68372—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support a device or wafer when forming electrical connections thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
- H01L2221/68386—Separation by peeling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
- H01L2223/5446—Located in scribe lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Multimedia (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Description
図1は、実施の形態にかかる半導体装置の製造方法について示すフローチャートである。また、図2〜図4は、実施の形態にかかる半導体装置の製造方法について順に示す説明図である。半導体ウエハ1の裏面に、半導体ウエハ1のおもて面の表面構造に対応したパターニングを行い、おもて面および裏面にそれぞれ回路パターンが形成された半導体装置を作製する製造方法について説明する。
2 おもて面表面構造
3 アライメントマーカ
11 透明度の高い接着剤
12 透明度の高い支持基板
13 レジスト
21 露光装置のステージ
22 露光装置のカメラ
23 露光装置のステージの開口部
24 フォトマスク
25 フォトマスクの開口部
Claims (15)
- 半導体ウエハの裏面に、該半導体ウエハのおもて面の表面形状に対応したパターニングを行う半導体装置の製造方法であって、
前記半導体ウエハのおもて面に回路パターンを形成するおもて面パターン形成工程と、
前記おもて面パターン形成工程の後に、前記半導体ウエハのおもて面に、該半導体ウエハのおもて面が透けて見える透明度を有する接着剤によって、該半導体ウエハのおもて面が透けて見える透明度を有する支持基板を貼付する貼付工程と、
カメラの位置と整合するように、回路パターンを転写するためのマスクの位置を固定するマスク固定工程と、
前記マスク固定工程の後、ステージ上に前記半導体ウエハを載置する載置工程と、
前記載置工程の後、前記カメラの位置と整合するように前記半導体ウエハの位置を合わせる位置合わせ工程と、
前記位置合わせ工程の後、前記マスクを用いて、前記半導体ウエハの裏面上に、前記半導体ウエハの裏面の回路パターンが転写されたパターニング用マスクを形成するマスク形成工程と、
前記パターニング用マスクを用いて、前記半導体ウエハの裏面に、前記半導体ウエハのおもて面の回路パターンに対応したパターニングを行う裏面パターン形成工程と、
前記裏面パターン形成工程の後に、前記半導体ウエハを前記支持基板から剥離する剥離工程と、
を含むことを特徴とする半導体装置の製造方法。 - 前記載置工程では、前記ステージ上に、前記支持基板側を下にして前記半導体ウエハを載置し、
前記位置合わせ工程では、前記ステージの下方から前記半導体ウエハのおもて面に形成された該半導体ウエハの位置合わせのための目印を検出し、該半導体ウエハの位置を合わせることを特徴とする請求項1に記載の半導体装置の製造方法。 - 前記位置合わせ工程では、前記支持基板および前記接着剤を通して前記半導体ウエハのおもて面に形成された該半導体ウエハの位置合わせのための目印を検出することを特徴とする請求項1または2に記載の半導体装置の製造方法。
- 前記位置合わせ工程では、前記カメラによって、前記半導体ウエハのおもて面に形成された該半導体ウエハの位置合わせのための目印を検出することを特徴とする請求項1または2に記載の半導体装置の製造方法。
- 前記位置合わせ工程では、前記カメラによって、前記ステージの下方から、該ステージに備えられた開口部から見える前記半導体ウエハのおもて面を撮像し、該カメラによって撮像された画像に基づいて該半導体ウエハの位置合わせのための目印を検出することを特徴とする請求項4に記載の半導体装置の製造方法。
- 前記貼付工程の後、前記裏面パターン形成工程の前に、
前記半導体ウエハの裏面を研削し、該半導体ウエハを薄板化する薄板化工程をさらに含むことを特徴とする請求項1〜5のいずれか一つに記載の半導体装置の製造方法。 - 前記おもて面パターン形成工程では、第1導電型の前記半導体ウエハのおもて面側に、絶縁ゲート型バイポーラトランジスタのおもて面表面構造の回路パターンを形成し、
前記裏面パターン形成工程では、前記半導体ウエハの裏面の表面層に、互いに接する第2導電型の第1の半導体領域および第1導電型の第2の半導体領域を選択的に形成することを特徴とする請求項1〜6のいずれか一つに記載の半導体装置の製造方法。 - 前記おもて面パターン形成工程では、前記半導体ウエハのおもて面に、絶縁ゲート型バイポーラトランジスタのおもて面表面構造の回路パターンを形成し、
前記裏面パターン形成工程では、前記半導体ウエハの外周端部に、該半導体ウエハの裏面から凹部を形成することを特徴とする請求項1〜6のいずれか一つに記載の半導体装置の製造方法。 - 前記接着剤は、前記半導体ウエハのおもて面に形成された該半導体ウエハの位置合わせのための目印が透けて見える透明度を有することを特徴とする請求項1〜8のいずれか一つに記載の半導体装置の製造方法。
- 前記接着剤は、透明であることを特徴とする請求項1〜9のいずれか一つに記載の半導体装置の製造方法。
- 前記接着剤の厚さは、15μm以上40μm以下であることを特徴とする請求項1〜10のいずれか一つに記載の半導体装置の製造方法。
- 前記支持基板は、前記半導体ウエハのおもて面に形成された該半導体ウエハの位置合わせのための目印が透けて見える透明度を有することを特徴とする請求項1〜11のいずれか一つに記載の半導体装置の製造方法。
- 前記支持基板は、透明であることを特徴とする請求項1〜12のいずれか一つに記載の半導体装置の製造方法。
- 前記支持基板の厚さは、5mm以下であることを特徴とする請求項1〜13のいずれか一つに記載の半導体装置の製造方法。
- 前記支持基板の厚さは、1mm以下であることを特徴とする請求項1〜14のいずれか一つに記載の半導体装置の製造方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2010/067169 WO2012042653A1 (ja) | 2010-09-30 | 2010-09-30 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2012042653A1 JPWO2012042653A1 (ja) | 2014-02-03 |
JP5664656B2 true JP5664656B2 (ja) | 2015-02-04 |
Family
ID=45892157
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012536098A Active JP5664656B2 (ja) | 2010-09-30 | 2010-09-30 | 半導体装置の製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8962405B2 (ja) |
EP (1) | EP2624286B1 (ja) |
JP (1) | JP5664656B2 (ja) |
CN (1) | CN103119698B (ja) |
WO (1) | WO2012042653A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101917720B1 (ko) | 2017-07-31 | 2019-02-08 | 한미반도체 주식회사 | 웨이퍼 마킹 장치 및 웨이퍼 마킹방법 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6096515B2 (ja) * | 2013-01-15 | 2017-03-15 | 株式会社アドテックエンジニアリング | Itoパターン露光装置 |
CN103969943A (zh) * | 2013-01-25 | 2014-08-06 | 北京京东方光电科技有限公司 | 一种对基板进行标记的方法 |
CN103151371A (zh) | 2013-03-05 | 2013-06-12 | 矽力杰半导体技术(杭州)有限公司 | 一种晶圆结构以及应用其的功率器件 |
CN103199104B (zh) | 2013-03-05 | 2016-04-27 | 矽力杰半导体技术(杭州)有限公司 | 一种晶圆结构以及应用其的功率器件 |
FR3008543B1 (fr) * | 2013-07-15 | 2015-07-17 | Soitec Silicon On Insulator | Procede de localisation de dispositifs |
US9665901B2 (en) | 2013-08-20 | 2017-05-30 | Ricoh Company, Ltd. | Mobile information gateway for private customer interaction |
US9286726B2 (en) * | 2013-08-20 | 2016-03-15 | Ricoh Company, Ltd. | Mobile information gateway for service provider cooperation |
US10089684B2 (en) | 2013-08-20 | 2018-10-02 | Ricoh Company, Ltd. | Mobile information gateway for customer identification and assignment |
US9763071B2 (en) | 2013-09-22 | 2017-09-12 | Ricoh Company, Ltd. | Mobile information gateway for use in emergency situations or with special equipment |
US10095833B2 (en) | 2013-09-22 | 2018-10-09 | Ricoh Co., Ltd. | Mobile information gateway for use by medical personnel |
JP2015233034A (ja) * | 2014-06-09 | 2015-12-24 | 三菱電機株式会社 | 半導体装置の製造方法 |
JP2016018139A (ja) * | 2014-07-10 | 2016-02-01 | 株式会社ディスコ | 露光マスクの製造方法 |
JP6728638B2 (ja) * | 2015-11-10 | 2020-07-22 | 富士電機株式会社 | 半導体デバイスの製造方法 |
CN105428220B (zh) * | 2015-12-22 | 2017-12-05 | 上海华虹宏力半导体制造有限公司 | 太鼓减薄工艺的环切工艺方法 |
DE102016110378B4 (de) | 2016-06-06 | 2023-10-26 | Infineon Technologies Ag | Entfernen eines Verstärkungsrings von einem Wafer |
JP6849468B2 (ja) * | 2017-02-13 | 2021-03-24 | ファスフォードテクノロジ株式会社 | 半導体製造装置および半導体装置の製造方法 |
CN108511318B (zh) * | 2017-02-28 | 2020-12-25 | 上海微电子装备(集团)股份有限公司 | 基于透明基板的背面加工工艺和器件加工工艺 |
JP2019054150A (ja) * | 2017-09-15 | 2019-04-04 | 東芝メモリ株式会社 | 半導体装置の製造方法および半導体ウェハ |
JP7298752B2 (ja) * | 2017-12-28 | 2023-06-27 | 富士電機株式会社 | 半導体装置の製造方法 |
JP2020038939A (ja) * | 2018-09-05 | 2020-03-12 | トレックス・セミコンダクター株式会社 | 縦型化合物半導体デバイスの製造方法 |
CN109524316B (zh) * | 2018-10-25 | 2021-09-21 | 通富微电子股份有限公司 | 一种半导体芯片封装方法和半导体芯片封装用载盘 |
CN111668109A (zh) * | 2019-03-08 | 2020-09-15 | 矽磐微电子(重庆)有限公司 | 一种半导体芯片的封装方法及其封装过程中的两种结构 |
CN111952364B (zh) * | 2019-05-14 | 2024-01-26 | 芯恩(青岛)集成电路有限公司 | 一种逆导型绝缘栅双极型晶体管及其制备方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7000A (en) * | 1850-01-08 | Smut-machine | ||
JP3601513B2 (ja) * | 2000-12-27 | 2004-12-15 | 凸版印刷株式会社 | 凹版、それを用いたプラズマディスプレイ背面板の製造方法、およびプラズマディスプレイパネル |
JP2005056917A (ja) * | 2003-08-05 | 2005-03-03 | Sharp Corp | 半導体装置の製造方法 |
JP2005268238A (ja) * | 2004-03-16 | 2005-09-29 | Sony Corp | 裏面照射型固体撮像装置及びその製造方法 |
JP2006019556A (ja) * | 2004-07-02 | 2006-01-19 | Toyota Motor Corp | 半導体装置とその製造方法 |
JP2008286925A (ja) * | 2007-05-16 | 2008-11-27 | V Technology Co Ltd | 露光用マスクの初期位置及び姿勢調整方法 |
JP2009188148A (ja) * | 2008-02-06 | 2009-08-20 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
JP2010092021A (ja) * | 2008-09-11 | 2010-04-22 | Nsk Ltd | 露光装置及び露光方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5141889A (en) * | 1990-11-30 | 1992-08-25 | Motorola, Inc. | Method of making enhanced insulated gate bipolar transistor |
KR970072024A (ko) | 1996-04-09 | 1997-11-07 | 오노 시게오 | 투영노광장치 |
JPH09283426A (ja) * | 1996-04-10 | 1997-10-31 | Nikon Corp | 位置計測装置 |
TWI241674B (en) | 2001-11-30 | 2005-10-11 | Disco Corp | Manufacturing method of semiconductor chip |
JP2004165403A (ja) * | 2002-11-13 | 2004-06-10 | Ricoh Co Ltd | アライメント接着方法およびアライメント接着装置 |
US7253040B2 (en) * | 2003-08-05 | 2007-08-07 | Sharp Kabushiki Kaisha | Fabrication method of semiconductor device |
JP2005129653A (ja) | 2003-10-22 | 2005-05-19 | Fuji Electric Holdings Co Ltd | 半導体装置の製造方法 |
KR100555559B1 (ko) * | 2004-03-03 | 2006-03-03 | 삼성전자주식회사 | 백 그라인딩 공정용 표면 보호 테이프를 이용하여 다이싱공정을 수행하는 반도체 장치의 제조 방법 |
US7393770B2 (en) * | 2005-05-19 | 2008-07-01 | Micron Technology, Inc. | Backside method for fabricating semiconductor components with conductive interconnects |
US20070000595A1 (en) * | 2005-06-29 | 2007-01-04 | Intel Corporation | Adhesive substrate and method for using |
US20070004171A1 (en) * | 2005-06-30 | 2007-01-04 | Arana Leonel R | Method of supporting microelectronic wafer during backside processing using carrier having radiation absorbing film thereon |
JP4791774B2 (ja) * | 2005-07-25 | 2011-10-12 | 株式会社ディスコ | ウェーハの加工方法及び研削装置 |
JP4535002B2 (ja) * | 2005-09-28 | 2010-09-01 | Tdk株式会社 | 半導体ic内蔵基板及びその製造方法 |
CN101401195B (zh) * | 2006-03-28 | 2010-11-03 | 夏普株式会社 | 半导体元件的转印方法和半导体装置的制造方法以及半导体装置 |
JP4413935B2 (ja) * | 2007-02-13 | 2010-02-10 | 株式会社 日立ディスプレイズ | 液晶表示装置 |
DE102008003953A1 (de) * | 2007-02-28 | 2008-09-04 | Fuji Electric Device Technology Co. Ltd. | Verfahren zur Herstellung eines Halbleiterelements |
US7936014B2 (en) * | 2009-05-18 | 2011-05-03 | Force Mos Technology Co., Ltd. | Power semiconductor devices integrated with clamp diodes having separated gate metal pads to avoid breakdown voltage degradation |
-
2010
- 2010-09-30 WO PCT/JP2010/067169 patent/WO2012042653A1/ja active Application Filing
- 2010-09-30 CN CN201080069128.3A patent/CN103119698B/zh active Active
- 2010-09-30 EP EP10857866.7A patent/EP2624286B1/en active Active
- 2010-09-30 JP JP2012536098A patent/JP5664656B2/ja active Active
-
2013
- 2013-03-13 US US13/798,589 patent/US8962405B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7000A (en) * | 1850-01-08 | Smut-machine | ||
JP3601513B2 (ja) * | 2000-12-27 | 2004-12-15 | 凸版印刷株式会社 | 凹版、それを用いたプラズマディスプレイ背面板の製造方法、およびプラズマディスプレイパネル |
JP2005056917A (ja) * | 2003-08-05 | 2005-03-03 | Sharp Corp | 半導体装置の製造方法 |
JP2005268238A (ja) * | 2004-03-16 | 2005-09-29 | Sony Corp | 裏面照射型固体撮像装置及びその製造方法 |
JP2006019556A (ja) * | 2004-07-02 | 2006-01-19 | Toyota Motor Corp | 半導体装置とその製造方法 |
JP2008286925A (ja) * | 2007-05-16 | 2008-11-27 | V Technology Co Ltd | 露光用マスクの初期位置及び姿勢調整方法 |
JP2009188148A (ja) * | 2008-02-06 | 2009-08-20 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
JP2010092021A (ja) * | 2008-09-11 | 2010-04-22 | Nsk Ltd | 露光装置及び露光方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101917720B1 (ko) | 2017-07-31 | 2019-02-08 | 한미반도체 주식회사 | 웨이퍼 마킹 장치 및 웨이퍼 마킹방법 |
Also Published As
Publication number | Publication date |
---|---|
CN103119698B (zh) | 2016-05-18 |
WO2012042653A1 (ja) | 2012-04-05 |
US20130196457A1 (en) | 2013-08-01 |
EP2624286A4 (en) | 2014-04-02 |
US8962405B2 (en) | 2015-02-24 |
EP2624286A1 (en) | 2013-08-07 |
JPWO2012042653A1 (ja) | 2014-02-03 |
CN103119698A (zh) | 2013-05-22 |
EP2624286B1 (en) | 2020-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5664656B2 (ja) | 半導体装置の製造方法 | |
KR102156173B1 (ko) | 양면 uv-경화가능 접착 필름을 이용한 레이저 및 플라즈마 에칭 웨이퍼 다이싱 | |
US9059225B2 (en) | Semiconductor device and the method of manufacturing the same | |
TWI591753B (zh) | 用於固持一晶圓或晶圓子堆疊之真空吸頭之使用 | |
US20100003779A1 (en) | Method of producing solid-state imaging device | |
WO2010029876A1 (ja) | 固体撮像装置の製造方法 | |
JPH0927466A (ja) | 半導体装置及びその製造方法 | |
JP2018049904A (ja) | ウェーハの加工方法 | |
CN106716602A (zh) | 在等离子体切割期间通过晶片框架支撑环冷却的切割胶带热管理 | |
JP5985880B2 (ja) | ウエーハの分割方法 | |
TWI582843B (zh) | The manufacturing method of the attached wafer | |
JP2008004867A (ja) | 半導体装置の製造方法 | |
JP5375328B2 (ja) | 半導体装置の製造方法及び半導体装置の製造に用いられる治具 | |
JP6524564B2 (ja) | 素子チップの製造方法および基板加熱装置 | |
JP5811587B2 (ja) | 半導体装置の製造方法 | |
JP2005129653A (ja) | 半導体装置の製造方法 | |
TW201712818A (zh) | 晶片封裝體及其製造方法 | |
JP5034488B2 (ja) | 半導体装置の製造方法 | |
CN112309906A (zh) | 处理基板的方法 | |
JP2006049700A (ja) | 固体撮像装置の製造方法 | |
TW201935549A (zh) | 晶圓之加工方法 | |
JP7286250B2 (ja) | 保護部材形成装置 | |
JP2018049905A (ja) | ウェーハの加工方法 | |
JP2020167413A (ja) | 基板処理方法 | |
JP2010153607A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131209 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140401 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140602 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141111 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141124 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5664656 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |