JP5637632B2 - ボンドパッド下の溝を特徴とするｒｆ装置及び方法 - Google Patents

ボンドパッド下の溝を特徴とするｒｆ装置及び方法 Download PDF

Info

Publication number
JP5637632B2
JP5637632B2 JP2011539600A JP2011539600A JP5637632B2 JP 5637632 B2 JP5637632 B2 JP 5637632B2 JP 2011539600 A JP2011539600 A JP 2011539600A JP 2011539600 A JP2011539600 A JP 2011539600A JP 5637632 B2 JP5637632 B2 JP 5637632B2
Authority
JP
Japan
Prior art keywords
region
bond pad
substrate
dielectric
width
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2011539600A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012511257A5 (https=
JP2012511257A (ja
Inventor
ケイ． ジョーンズ、ジェフリー
ケイ． ジョーンズ、ジェフリー
エイ． シマノフスキー、マーガレット
エイ． シマノフスキー、マーガレット
エル． ミエラ、ミシェル
エル． ミエラ、ミシェル
レン、シャオウェイ
アール． バーガー、ウェイン
アール． バーガー、ウェイン
エイ． ベネット、マーク
エイ． ベネット、マーク
カー、コリン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2012511257A publication Critical patent/JP2012511257A/ja
Publication of JP2012511257A5 publication Critical patent/JP2012511257A5/ja
Application granted granted Critical
Publication of JP5637632B2 publication Critical patent/JP5637632B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/019—Manufacture or treatment of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/923—Bond pads having multiple stacked layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/931—Shapes of bond pads
    • H10W72/934—Cross-sectional shape, i.e. in side view

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Element Separation (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2011539600A 2008-12-04 2009-11-25 ボンドパッド下の溝を特徴とするｒｆ装置及び方法 Active JP5637632B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/328,319 US7998852B2 (en) 2008-12-04 2008-12-04 Methods for forming an RF device with trench under bond pad feature
US12/328,319 2008-12-04
PCT/US2009/065902 WO2010065415A2 (en) 2008-12-04 2009-11-25 Rf device and method with trench under bond pad feature

Publications (3)

Publication Number Publication Date
JP2012511257A JP2012511257A (ja) 2012-05-17
JP2012511257A5 JP2012511257A5 (https=) 2013-01-17
JP5637632B2 true JP5637632B2 (ja) 2014-12-10

Family

ID=42230186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011539600A Active JP5637632B2 (ja) 2008-12-04 2009-11-25 ボンドパッド下の溝を特徴とするｒｆ装置及び方法

Country Status (5)

Country Link
US (2) US7998852B2 (https=)
JP (1) JP5637632B2 (https=)
CN (1) CN102239552B (https=)
TW (1) TWI475653B (https=)
WO (1) WO2010065415A2 (https=)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8115321B2 (en) * 2009-04-30 2012-02-14 Lsi Corporation Separate probe and bond regions of an integrated circuit
US8492260B2 (en) * 2010-08-30 2013-07-23 Semionductor Components Industries, LLC Processes of forming an electronic device including a feature in a trench
US8242613B2 (en) 2010-09-01 2012-08-14 Freescale Semiconductor, Inc. Bond pad for semiconductor die
US9614590B2 (en) 2011-05-12 2017-04-04 Keyssa, Inc. Scalable high-bandwidth connectivity
JP5844472B2 (ja) 2011-09-15 2016-01-20 ケッサ・インコーポレーテッド 誘電媒体による無線通信
US8649820B2 (en) 2011-11-07 2014-02-11 Blackberry Limited Universal integrated circuit card apparatus and related methods
US9559790B2 (en) 2012-01-30 2017-01-31 Keyssa, Inc. Link emission control
USD703208S1 (en) 2012-04-13 2014-04-22 Blackberry Limited UICC apparatus
US8936199B2 (en) 2012-04-13 2015-01-20 Blackberry Limited UICC apparatus and related methods
USD701864S1 (en) * 2012-04-23 2014-04-01 Blackberry Limited UICC apparatus
JP6154583B2 (ja) * 2012-06-14 2017-06-28 ラピスセミコンダクタ株式会社 半導体装置およびその製造方法
US8981533B2 (en) 2012-09-13 2015-03-17 Semiconductor Components Industries, Llc Electronic device including a via and a conductive structure, a process of forming the same, and an interposer
US9812354B2 (en) 2015-05-15 2017-11-07 Semiconductor Components Industries, Llc Process of forming an electronic device including a material defining a void
CN108313975B (zh) 2017-01-16 2019-12-13 中芯国际集成电路制造(上海)有限公司 半导体装置及其制造方法
US10896888B2 (en) * 2018-03-15 2021-01-19 Microchip Technology Incorporated Integrated circuit (IC) device including a force mitigation system for reducing under-pad damage caused by wire bond

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4139442A (en) * 1977-09-13 1979-02-13 International Business Machines Corporation Reactive ion etching method for producing deep dielectric isolation in silicon
JPS63283040A (ja) 1987-05-15 1988-11-18 Toshiba Corp 半導体装置
US5190889A (en) * 1991-12-09 1993-03-02 Motorola, Inc. Method of forming trench isolation structure with germanium silicate filling
US5217919A (en) * 1992-03-19 1993-06-08 Harris Corporation Method of forming island with polysilicon-filled trench isolation
US5382541A (en) * 1992-08-26 1995-01-17 Harris Corporation Method for forming recessed oxide isolation containing deep and shallow trenches
JPH07106511A (ja) * 1993-10-05 1995-04-21 Hitachi Ltd 半導体集積回路装置
US5707894A (en) * 1995-10-27 1998-01-13 United Microelectronics Corporation Bonding pad structure and method thereof
US5933746A (en) * 1996-04-23 1999-08-03 Harris Corporation Process of forming trench isolation device
JP3634106B2 (ja) * 1997-03-19 2005-03-30 富士通株式会社 半導体装置及びその製造方法
KR19990055422A (ko) * 1997-12-27 1999-07-15 정선종 실리콘 기판에서의 인덕터 장치 및 그 제조 방법
US5986343A (en) * 1998-05-04 1999-11-16 Lucent Technologies Inc. Bond pad design for integrated circuits
US6271100B1 (en) * 2000-02-24 2001-08-07 International Business Machines Corporation Chemically enhanced anneal for removing trench stress resulting in improved bipolar yield
US6621136B2 (en) * 2001-09-28 2003-09-16 Semiconductor Components Industries Llc Semiconductor device having regions of low substrate capacitance
JP2003179148A (ja) * 2001-10-04 2003-06-27 Denso Corp 半導体基板およびその製造方法
US20030146490A1 (en) * 2002-02-07 2003-08-07 Semiconductor Components Industries, Llc. Semiconductor device and method of providing regions of low substrate capacitance
US6869884B2 (en) * 2002-08-22 2005-03-22 Chartered Semiconductor Manufacturing Ltd. Process to reduce substrate effects by forming channels under inductor devices and around analog blocks
US7087925B2 (en) * 2004-02-09 2006-08-08 Semiconductor Components Industries, L.L.C. Semiconductor device having reduced capacitance to substrate and method
KR100621884B1 (ko) * 2004-02-09 2006-09-14 삼성전자주식회사 보이드를 갖는 트렌치 구조 및 이를 포함하는 인덕터
US7157734B2 (en) * 2005-05-27 2007-01-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor bond pad structures and methods of manufacturing thereof
JP2008147269A (ja) * 2006-12-07 2008-06-26 Sanyo Electric Co Ltd 半導体装置及びその製造方法

Also Published As

Publication number Publication date
US8134241B2 (en) 2012-03-13
CN102239552A (zh) 2011-11-09
US7998852B2 (en) 2011-08-16
TW201030912A (en) 2010-08-16
US20110266687A1 (en) 2011-11-03
TWI475653B (zh) 2015-03-01
WO2010065415A3 (en) 2010-08-12
US20100140814A1 (en) 2010-06-10
JP2012511257A (ja) 2012-05-17
CN102239552B (zh) 2014-03-12
WO2010065415A2 (en) 2010-06-10

Similar Documents

Publication Publication Date Title
JP5637632B2 (ja) ボンドパッド下の溝を特徴とするｒｆ装置及び方法
CN109244033B (zh) 具有气隙结构的射频开关
TWI696242B (zh) 用於形成薄的絕緣體上半導體基板的方法
TWI596657B (zh) 用於半導體裝置的富阱層
US9159807B2 (en) Semiconductor device and manufacturing method thereof
JP3130323B2 (ja) 基板ソースコンタクトを具備するｍｏｓｆｅｔ及びその製造方法
US7833862B2 (en) Semiconductor device and method for forming same
US8283748B2 (en) Low loss substrate for integrated passive devices
TWI745487B (zh) 電晶體與其製造方法以及積體晶片與其製作方法
JP3014012B2 (ja) 半導体装置の製造方法
US8907382B2 (en) Semiconductor device and fabrication method thereof
TW202013598A (zh) 絕緣體上半導體基底、其形成方法以及積體電路
CN104143555A (zh) 具有硅局部氧化的绝缘体上硅的集成电路及其制造方法
TWI802305B (zh) 半導體結構以及埋入式場板結構的製造方法
CN1303673C (zh) 高压元件的周边
JP2013168487A (ja) 半導体装置の製造方法および半導体装置
TWI834173B (zh) 半導體裝置及其製造方法
JP2012238741A (ja) 半導体装置及びその製造方法
JP2007535162A (ja) 半導体デバイスおよびかかるデバイスを製造する方法
CN119725279A (zh) 具有隔离结构的半导体装置及制造半导体装置的方法
KR100319615B1 (ko) 반도체 장치에서의 소자격리방법
US20240014067A1 (en) Semiconductor device and method of manufacturing the same
US20230261106A1 (en) Transistor
JPH09223730A (ja) 半導体装置およびその製造方法
CN117198981A (zh) 半导体装置及其制造方法

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121122

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20121122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140131

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140204

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140428

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140924

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20141020

R150 Certificate of patent or registration of utility model

Ref document number: 5637632

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250