JP5171777B2 - 電力用半導体装置 - Google Patents
電力用半導体装置 Download PDFInfo
- Publication number
- JP5171777B2 JP5171777B2 JP2009226970A JP2009226970A JP5171777B2 JP 5171777 B2 JP5171777 B2 JP 5171777B2 JP 2009226970 A JP2009226970 A JP 2009226970A JP 2009226970 A JP2009226970 A JP 2009226970A JP 5171777 B2 JP5171777 B2 JP 5171777B2
- Authority
- JP
- Japan
- Prior art keywords
- sealing body
- resin sealing
- terminal
- semiconductor device
- power semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 97
- 229920005989 resin Polymers 0.000 claims abstract description 154
- 239000011347 resin Substances 0.000 claims abstract description 154
- 238000007789 sealing Methods 0.000 claims abstract description 135
- 238000004519 manufacturing process Methods 0.000 abstract description 21
- 238000000465 moulding Methods 0.000 description 15
- 238000000034 method Methods 0.000 description 13
- 238000009413 insulation Methods 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 239000000758 substrate Substances 0.000 description 8
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 238000005336 cracking Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 5
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 230000002093 peripheral effect Effects 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- 229920002379 silicone rubber Polymers 0.000 description 5
- 239000004945 silicone rubber Substances 0.000 description 5
- 238000005476 soldering Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000003780 insertion Methods 0.000 description 4
- 230000037431 insertion Effects 0.000 description 4
- 230000008602 contraction Effects 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 229920001187 thermosetting polymer Polymers 0.000 description 3
- 239000004734 Polyphenylene sulfide Substances 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 229920001971 elastomer Polymers 0.000 description 2
- 239000008393 encapsulating agent Substances 0.000 description 2
- 229920000840 ethylene tetrafluoroethylene copolymer Polymers 0.000 description 2
- 229920001707 polybutylene terephthalate Polymers 0.000 description 2
- 229920000069 polyphenylene sulfide Polymers 0.000 description 2
- -1 polytetrafluoroethylene Polymers 0.000 description 2
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 2
- 239000004810 polytetrafluoroethylene Substances 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 229910017944 Ag—Cu Inorganic materials 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000806 elastomer Substances 0.000 description 1
- QHSJIZLJUFMIFP-UHFFFAOYSA-N ethene;1,1,2,2-tetrafluoroethene Chemical group C=C.FC(F)=C(F)F QHSJIZLJUFMIFP-UHFFFAOYSA-N 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000007788 roughening Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
図1〜図4は、本発明の実施の形態1にかかる電力用半導体装置および電力用半導体装置の製造方法を説明するためのもので、図1は電力用半導体装置の外形を示す斜視図、図2は図1におけるII−II線による切断面を示す断面図、図3は電力用半導体装置の筺体を成形するために組立品を金型に設置した状態での図2と同様の切断面による断面図、図4は端子形状と端子周囲の樹脂封止体の形状を説明するためのピン端子圧入部の部分断面図である。
図5〜図7は、本発明の実施の形態2にかかる電力用半導体装置および電力用半導体装置の製造方法を説明するためのもので、図5は電力用半導体装置の図1におけるII−II線と同様の切断面を示す断面図、図6は電力用半導体装置の筺体を成形するために金型に設置した状態での図5と同様の切断面による断面図、図7は電力用半導体装置の筺体を成形するための変形例の金型に設置した状態での断面図である。
本変形例では、金型に固定ピン208Pを設けずにかかる構造を製造する方法について説明する。はんだ6付け、ワイヤボンディング7等により、メタルベース基板3に半導体素子やメス型端子202fを設置した組立品210B(封止前の電力用半導体装置)を作成するところまでは、上記各実施の形態と同様である。その後、組立品210Bのメス型端子202fの上面202fTにシリコーンゴムからなる円錐状のキャップ9を径の小さい側9Pからかぶせるように設置し、図7に示すように金型208Vにセットし、金型208Vを締めて成形する。その際、弾性率の低いキャップ9が変形してメス型端子202fと密着し、キャップ9の上面9Bも金型208Vの内面208FVと接触して摩擦力が働くため、上下方向に圧縮されても、キャップの上下の面9P、9Bにおける水平方向(メタルベース基板の面方向)の広がりが抑制されるので、キャップ9の中央部が膨らむことになる。そのため、キャップ9のメス型端子202fの上面部202fTより上側の部分は、メス型端子202fの上面部202fTの勾配よりも急になる。
本発明の実施の形態3にかかる電力用半導体装置の構成について図8を用いて説明する。図8は本発明の実施の形態3にかかる電力用半導体装置の断面図であり、図8(a)は、実施の形態2における図5と同様の切断面における断面図、図8(b)は、メス型端子302fの上端部302fT近傍の拡大図である。メス型端子302fの樹脂封止体1からの露出部分302fEと樹脂封止体1との境界B1-2から主面310FTにかけては、前述の実施の形態2と同様、主面310FTに対して60°の勾配が設けられ、メス型端子302fの樹脂封止体1から露出する環状の端部302fTにも、中心に向けてくぼむように主面310FTに対して45°の勾配が設けられている。一方、本実施の形態3においては、メス型端子302fの上端部302fTの外周側の一部302fCは、樹脂封止体1に埋没する構造となっている。それ以外の構造については、実施の形態2で開示した構造と同様である。
図9と図10は、本発明の実施の形態4にかかる電力用半導体装置および電力用半導体装置の製造方法を説明するためのもので、図9は電力用半導体装置の図1におけるII−II線と同様の切断面を示す断面図、図10は電力用半導体装置の筺体を成形するために組立品を金型に設置した状態での図9と同様の切断面による断面図である。上記各実施の形態においては、樹脂封止体1に封止されたメス型端子にピン端子を挿入することで、樹脂封止体の主面から突出する端子を形成する例を示したが、本実施の形態4における電力用半導体装置410およびその製造方法では、一体の柱状の端子402を主面410FTから突出した状態で、樹脂封止体1内に封止している。
9B 他端)、 10 電力用半導体装置(10B 組立品(封止前)、10FT 主面)、
B1-2 境目。
添え字:E 露出部分。
100位の数字は変形例を示す。
Claims (2)
- 複数の半導体素子が配置された回路面を有する回路基板と、
少なくとも前記回路面を封止するとともに、一部に凹部が形成される絶縁性の樹脂封止体と、
前記回路基板から前記樹脂封止体の主面に向かって立ち上がるように配置されるとともに、一端が前記回路基板と電気的に接続され、少なくとも外側面が前記樹脂封止体に封止され、かつ、断面が環状の他端が前記主面よりも内側の位置で前記樹脂封止体の凹部から露出するメス型端子と、を備え、
前記断面が環状の他端には、径方向の中心側がくぼむように勾配が付けられており、
前記樹脂封止体の凹部には、前記断面が環状の他端の勾配よりも急で、前記樹脂封止体の主面に対して所定角度を有する勾配部が形成されていることを特徴とする電力用半導体装置。 - 前記断面が環状の他端は、径方向の外側から中心に向かう所定の領域が前記樹脂封止体で覆われていることを特徴とする請求項1に記載の電力用半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009226970A JP5171777B2 (ja) | 2009-09-30 | 2009-09-30 | 電力用半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009226970A JP5171777B2 (ja) | 2009-09-30 | 2009-09-30 | 電力用半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011077280A JP2011077280A (ja) | 2011-04-14 |
JP5171777B2 true JP5171777B2 (ja) | 2013-03-27 |
Family
ID=44020959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009226970A Expired - Fee Related JP5171777B2 (ja) | 2009-09-30 | 2009-09-30 | 電力用半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5171777B2 (ja) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5859906B2 (ja) * | 2012-04-20 | 2016-02-16 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
US20140105767A1 (en) | 2012-10-16 | 2014-04-17 | Denso Corporation | Power supply module |
JP5652458B2 (ja) * | 2012-10-23 | 2015-01-14 | 株式会社デンソー | 電力供給モジュール |
JP5862584B2 (ja) * | 2013-03-08 | 2016-02-16 | 株式会社村田製作所 | モジュールおよびこのモジュールの製造方法ならびにこのモジュールを備える電子装置 |
DE102013206844A1 (de) * | 2013-04-16 | 2014-10-16 | Robert Bosch Gmbh | Elektronisches Bauteil sowie Werkzeug zur Herstellung des Bauteils |
JP6508193B2 (ja) * | 2014-03-11 | 2019-05-08 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
JP2015220341A (ja) * | 2014-05-19 | 2015-12-07 | 三菱電機株式会社 | 金属ベース基板、パワーモジュール、および金属ベース基板の製造方法 |
JP6455364B2 (ja) * | 2015-08-28 | 2019-01-23 | 三菱電機株式会社 | 半導体装置、インテリジェントパワーモジュールおよび電力変換装置 |
JP6750394B2 (ja) | 2016-08-18 | 2020-09-02 | 富士電機株式会社 | 半導体装置及び半導体装置製造方法 |
JP6321892B1 (ja) * | 2016-12-26 | 2018-05-09 | 新電元工業株式会社 | 電子装置の製造方法及び電子装置 |
CN107275295A (zh) * | 2017-06-05 | 2017-10-20 | 深圳市力生美半导体股份有限公司 | 一种功率集成器件、封装方法及电源装置 |
JP7067255B2 (ja) | 2018-05-16 | 2022-05-16 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
CN111587486B (zh) * | 2018-12-19 | 2023-06-16 | 新电元工业株式会社 | 半导体装置以及半导体装置的制造方法 |
EP4053887A1 (en) * | 2021-03-05 | 2022-09-07 | Infineon Technologies AG | Method and device for producing a housing |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01196153A (ja) * | 1988-02-01 | 1989-08-07 | Oki Electric Ind Co Ltd | 樹脂封止半導体装置 |
JPH04127996U (ja) * | 1991-05-16 | 1992-11-20 | ナイルス部品株式会社 | モジユールにおける端子の接続構造 |
JP4569473B2 (ja) * | 2006-01-04 | 2010-10-27 | 株式会社日立製作所 | 樹脂封止型パワー半導体モジュール |
JP5272191B2 (ja) * | 2007-08-31 | 2013-08-28 | 三菱電機株式会社 | 半導体装置および半導体装置の製造方法 |
-
2009
- 2009-09-30 JP JP2009226970A patent/JP5171777B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2011077280A (ja) | 2011-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5171777B2 (ja) | 電力用半導体装置 | |
TWI404177B (zh) | 功率半導體電路裝置及其製造方法 | |
US20160336245A1 (en) | Power semiconductor device | |
JP5518000B2 (ja) | パワーモジュールとその製造方法 | |
WO2015173862A1 (ja) | 電力用半導体装置及びその製造方法 | |
JP5071405B2 (ja) | 電力用半導体装置 | |
JP6266168B2 (ja) | 半導体装置 | |
JP5071719B2 (ja) | 電力用半導体装置 | |
US20140284783A1 (en) | Semiconductor device | |
JP5069758B2 (ja) | 半導体装置 | |
JP2010186953A (ja) | 電力用半導体装置とその製造方法 | |
JP5218442B2 (ja) | 電力用半導体装置 | |
KR20150060036A (ko) | 전력 반도체 모듈 및 그 제조 방법 | |
JP2009252838A (ja) | 半導体装置 | |
JP4967701B2 (ja) | 電力半導体装置 | |
CN108511408B (zh) | 半导体装置、半导体装置的制造方法 | |
JP5306243B2 (ja) | 半導体装置 | |
US20150262917A1 (en) | Semiconductor device and method of manufacturing the same | |
CN108336057B (zh) | 半导体装置及其制造方法 | |
JP2013157578A (ja) | 電力用半導体装置および電力用半導体装置の製造方法 | |
JP7173375B2 (ja) | 半導体モジュール | |
JP2009206406A (ja) | パワー半導体装置 | |
JP2011187819A (ja) | 樹脂封止型パワーモジュールおよびその製造方法 | |
KR101502669B1 (ko) | 전력 모듈 패키지 및 그 제조방법 | |
KR101502668B1 (ko) | 전력 모듈 패키지 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20111018 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120622 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120626 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120712 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120904 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121011 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121113 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121120 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121211 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121225 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5171777 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160111 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |