JP4899406B2 - フリップチップ型半導体装置 - Google Patents
フリップチップ型半導体装置 Download PDFInfo
- Publication number
- JP4899406B2 JP4899406B2 JP2005297657A JP2005297657A JP4899406B2 JP 4899406 B2 JP4899406 B2 JP 4899406B2 JP 2005297657 A JP2005297657 A JP 2005297657A JP 2005297657 A JP2005297657 A JP 2005297657A JP 4899406 B2 JP4899406 B2 JP 4899406B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- interposer substrate
- electrode
- lsi
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 42
- 239000000758 substrate Substances 0.000 claims description 81
- 239000011347 resin Substances 0.000 claims description 39
- 229920005989 resin Polymers 0.000 claims description 39
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 26
- 229910052710 silicon Inorganic materials 0.000 claims description 26
- 239000010703 silicon Substances 0.000 claims description 26
- 239000003990 capacitor Substances 0.000 claims description 25
- 239000000919 ceramic Substances 0.000 claims description 14
- 239000012528 membrane Substances 0.000 claims 1
- 229910000679 solder Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 239000010410 layer Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000005476 soldering Methods 0.000 description 4
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000001681 protective effect Effects 0.000 description 3
- 238000003303 reheating Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 239000011342 resin composition Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/642—Capacitive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05023—Disposition the whole internal layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Description
11; 配線基板電極
2; LSI
21; LSI電極
3; シリコン製インターポーザ基板
31; シリコン製インターポーザ基板の下部電極
32; シリコン製インターポーザ基板の上部電極
4; 導電性樹脂
5; アンダーフィル樹脂
6; はんだ
7; シリコン製インターポーザ基板(コンデンサ機能付き)
70; コンデンサ
71; コンデンサ電極
72; コンデンサ電極
73; 誘電体
8; 保護膜
9; セラミック製キャリア基板
10; セラミック製パッケージ受け基板
12; セラミック製インターポーザ基板
13; 接続端子
14; 応力緩和構造体
15; 中継金属層
16; ポスト電極
17; サポート板
18; 樹脂
19; 金属バンプ
Claims (6)
- 配線基板と、前記配線基板上に配置されたインターポーザ基板と、前記インターポーザ基板上に配置され、前記インターポーザ基板に電気的に接続された半導体素子とを有し、
前記インターポーザ基板は、導電性樹脂を介して前記配線基板に電気的に接続され、
前記導電性樹脂による前記配線基板と前記インターポーザ基板との接合部を含む前記配線基板と前記インターポーザ基板との間が前記導電性樹脂と熱膨張差の小さいアンダーフィル樹脂によって充填されることで、当該インターポーザ基板が前記配線基板に固着されており、
前記インターポーザ基板がコンデンサ機能を有しており、
前記コンデンサ機能は、前記インターポーザ基板上に形成され、前記半導体素子と接続される面側に位置する複数の上部電極のうち、一部の隣り合う上部電極から相対する方向に向かう相互に平行な一対のコンデンサ電極と、該一対のコンデンサ電極の間に挟まれた誘電体と、から構成され、かつ、前記コンデンサ機能は、前記半導体素子に対する電源として機能し、
前記一対のコンデンサ電極と、該一対のコンデンサ電極の間に挟まれた誘電体とは、前記インターポーザ基板の上方の空間に配置されており、かつ、当該一部の隣り合う上部電極間のみで保護膜によって覆われている、
ことを特徴とするフリップチップ型半導体装置。 - 前記インターポーザ基板はシリコン製であり、前記半導体素子はベアのシリコン半導体素子であることを特徴とする請求項1に記載のフリップチップ型半導体装置。
- 前記配線基板はビルドアップ基板として機能する有機系配線基板であることを特徴とする請求項1又は2に記載のフリップチップ型半導体装置。
- 前記インターポーザ基板の外形寸法は、前記半導体素子の外形と同一か又はそれよりも大きな外形を有することを特徴とする請求項1乃至3のいずれか1項に記載のフリップチップ型半導体装置。
- 前記インターポーザ基板は、上面に前記半導体素子と接続するための電極を有し、また下面に前記配線基板と接続するための電極を有し、前記上面電極と前記下面電極とが電気的に接続されていることを特徴とする請求項1乃至4のいずれか1項に記載のフリップチップ型半導体装置。
- 前記配線基板がセラミック基板であることを特徴とする請求項1又は2に記載のフリップチップ型半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005297657A JP4899406B2 (ja) | 2005-10-12 | 2005-10-12 | フリップチップ型半導体装置 |
US11/545,674 US7582973B2 (en) | 2005-10-12 | 2006-10-11 | Flip-chip type assembly |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005297657A JP4899406B2 (ja) | 2005-10-12 | 2005-10-12 | フリップチップ型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007109790A JP2007109790A (ja) | 2007-04-26 |
JP4899406B2 true JP4899406B2 (ja) | 2012-03-21 |
Family
ID=37944346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005297657A Expired - Fee Related JP4899406B2 (ja) | 2005-10-12 | 2005-10-12 | フリップチップ型半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7582973B2 (ja) |
JP (1) | JP4899406B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11908837B2 (en) | 2021-03-16 | 2024-02-20 | Kioxia Corporation | Semiconductor device |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4157589B1 (ja) * | 2007-01-30 | 2008-10-01 | 京セラ株式会社 | プローブカード・アセンブリ用基板、プローブカード・アセンブリおよび半導体ウエハの検査方法 |
US20080206960A1 (en) * | 2007-02-27 | 2008-08-28 | International Business Machines Corporation | Reworkable chip stack |
US7781883B2 (en) * | 2008-08-19 | 2010-08-24 | International Business Machines Corporation | Electronic package with a thermal interposer and method of manufacturing the same |
KR20100037300A (ko) * | 2008-10-01 | 2010-04-09 | 삼성전자주식회사 | 내장형 인터포저를 갖는 반도체장치의 형성방법 |
JP5228843B2 (ja) * | 2008-11-28 | 2013-07-03 | 富士通株式会社 | 半導体素子搭載用基板及び半導体装置 |
US7936060B2 (en) * | 2009-04-29 | 2011-05-03 | International Business Machines Corporation | Reworkable electronic device assembly and method |
JP5532744B2 (ja) * | 2009-08-20 | 2014-06-25 | 富士通株式会社 | マルチチップモジュール及びマルチチップモジュールの製造方法 |
JP5330184B2 (ja) * | 2009-10-06 | 2013-10-30 | 新光電気工業株式会社 | 電子部品装置 |
JP6623508B2 (ja) | 2014-09-30 | 2019-12-25 | 日亜化学工業株式会社 | 光源及びその製造方法、実装方法 |
JP2017113077A (ja) | 2015-12-21 | 2017-06-29 | ソニー・オリンパスメディカルソリューションズ株式会社 | 内視鏡装置 |
WO2017171879A1 (en) * | 2016-04-01 | 2017-10-05 | Intel Corporation | Stress distribution interposer for mitigating substrate cracking |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05211202A (ja) * | 1991-06-27 | 1993-08-20 | Motorola Inc | 複合フリップ・チップ半導体装置とその製造およびバーンインの方法 |
JPH05198697A (ja) * | 1992-01-20 | 1993-08-06 | Fujitsu Ltd | シリコン基板金属ビア形成方法およびマルチチップモジュール製造方法 |
JPH1154884A (ja) | 1997-08-06 | 1999-02-26 | Nec Corp | 半導体装置の実装構造 |
JP3262532B2 (ja) * | 1997-11-19 | 2002-03-04 | 松下電器産業株式会社 | 応力緩和型電子部品、応力緩和型配線基板および応力緩和型電子部品実装体 |
US6168972B1 (en) * | 1998-12-22 | 2001-01-02 | Fujitsu Limited | Flip chip pre-assembly underfill process |
JP2000307025A (ja) | 1999-04-23 | 2000-11-02 | Matsushita Electric Ind Co Ltd | 電子部品とその製造方法および電子部品実装体 |
JP3629178B2 (ja) | 2000-02-21 | 2005-03-16 | Necエレクトロニクス株式会社 | フリップチップ型半導体装置及びその製造方法 |
JP2001338949A (ja) * | 2000-05-30 | 2001-12-07 | Matsushita Electric Ind Co Ltd | 電子装置、電子部品の実装体、および電子装置の製造方法 |
JP2002008942A (ja) * | 2000-06-16 | 2002-01-11 | Fujitsu Ltd | コンデンサ装置、コンデンサ装置の製造方法及びコンデンサ装置が実装されたモジュール |
JP2002016192A (ja) * | 2000-06-29 | 2002-01-18 | Ricoh Co Ltd | 電子部品の実装構造および実装方法 |
JP2002353601A (ja) * | 2001-05-24 | 2002-12-06 | Ricoh Co Ltd | 電子部品実装体および電子部品実装方法 |
JP3583396B2 (ja) * | 2001-10-31 | 2004-11-04 | 富士通株式会社 | 半導体装置の製造方法、薄膜多層基板及びその製造方法 |
JP2005527113A (ja) * | 2002-05-23 | 2005-09-08 | スリーエム イノベイティブ プロパティズ カンパニー | ナノ粒子充填アンダーフィル |
US6791133B2 (en) * | 2002-07-19 | 2004-09-14 | International Business Machines Corporation | Interposer capacitor built on silicon wafer and joined to a ceramic substrate |
JP2004273563A (ja) * | 2003-03-05 | 2004-09-30 | Shinko Electric Ind Co Ltd | 基板の製造方法及び基板 |
JP2004356618A (ja) * | 2003-03-19 | 2004-12-16 | Ngk Spark Plug Co Ltd | 中継基板、半導体素子付き中継基板、中継基板付き基板、半導体素子と中継基板と基板とからなる構造体、中継基板の製造方法 |
JP2005068330A (ja) * | 2003-08-26 | 2005-03-17 | Matsushita Electric Works Ltd | 熱硬化性樹脂組成物 |
JP2005243761A (ja) * | 2004-02-25 | 2005-09-08 | Ngk Spark Plug Co Ltd | 中継基板、中継基板付き樹脂製基板 |
-
2005
- 2005-10-12 JP JP2005297657A patent/JP4899406B2/ja not_active Expired - Fee Related
-
2006
- 2006-10-11 US US11/545,674 patent/US7582973B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11908837B2 (en) | 2021-03-16 | 2024-02-20 | Kioxia Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US7582973B2 (en) | 2009-09-01 |
US20070080454A1 (en) | 2007-04-12 |
JP2007109790A (ja) | 2007-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4899406B2 (ja) | フリップチップ型半導体装置 | |
US8810043B2 (en) | Semiconductor device | |
US6756685B2 (en) | Semiconductor device | |
US6969636B1 (en) | Semiconductor package with stress inhibiting intermediate mounting substrate | |
WO2009116517A1 (ja) | 電子装置及びその製造方法 | |
JP5515744B2 (ja) | 配線基板及び半導体装置 | |
JP2007165420A (ja) | 半導体装置 | |
JP2018113414A (ja) | 半導体装置とその製造方法 | |
JP2001332644A (ja) | 半導体装置及びインターポーザー、並びにこれらの製造方法 | |
US7663254B2 (en) | Semiconductor apparatus and method of manufacturing the same | |
JP5012612B2 (ja) | 半導体デバイスの実装構造体及び実装構造体を用いた電子機器 | |
CN102714195B (zh) | 半导体装置 | |
JP4935163B2 (ja) | 半導体チップ搭載用基板 | |
WO2011021364A1 (ja) | 半導体装置およびその製造方法 | |
JP4910408B2 (ja) | 半導体装置 | |
JP6464762B2 (ja) | 半導体パッケージ基板、および半導体パッケージと、半導体パッケージ基板の製造方法、および半導体パッケージの製造方法 | |
US20060180944A1 (en) | Flip chip ball grid array package with constraint plate | |
JP2009266972A (ja) | 積層型半導体モジュール及びその製造方法 | |
JP5078631B2 (ja) | 半導体装置 | |
JP2002076201A (ja) | 半導体装置の実装構造および実装方法 | |
JP2005167072A (ja) | 半導体装置およびその製造方法 | |
US20170178985A1 (en) | Semiconductor device | |
JP5434306B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2004128364A (ja) | 半導体パッケージおよび半導体パッケージの実装構造体 | |
CN112086402B (zh) | 具有跨过界面的桥接件的线路板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20080623 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080919 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110221 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110308 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110428 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110531 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110727 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110823 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111020 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20111206 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20111219 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4899406 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150113 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |