JP4631120B2 - 周波数シンセサイザ、位相同期ループ周波数シンセサイザ - Google Patents

周波数シンセサイザ、位相同期ループ周波数シンセサイザ Download PDF

Info

Publication number
JP4631120B2
JP4631120B2 JP2000024940A JP2000024940A JP4631120B2 JP 4631120 B2 JP4631120 B2 JP 4631120B2 JP 2000024940 A JP2000024940 A JP 2000024940A JP 2000024940 A JP2000024940 A JP 2000024940A JP 4631120 B2 JP4631120 B2 JP 4631120B2
Authority
JP
Japan
Prior art keywords
voltage
circuit
compensation
current
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000024940A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001217712A (ja
JP2001217712A5 (https=
Inventor
浩三 一丸
Original Assignee
日本テキサス・インスツルメンツ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社 filed Critical 日本テキサス・インスツルメンツ株式会社
Priority to JP2000024940A priority Critical patent/JP4631120B2/ja
Priority to US09/776,510 priority patent/US6593783B2/en
Publication of JP2001217712A publication Critical patent/JP2001217712A/ja
Publication of JP2001217712A5 publication Critical patent/JP2001217712A5/ja
Application granted granted Critical
Publication of JP4631120B2 publication Critical patent/JP4631120B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/193—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • H03L7/1978—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider using a cycle or pulse removing circuit

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2000024940A 2000-02-02 2000-02-02 周波数シンセサイザ、位相同期ループ周波数シンセサイザ Expired - Fee Related JP4631120B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000024940A JP4631120B2 (ja) 2000-02-02 2000-02-02 周波数シンセサイザ、位相同期ループ周波数シンセサイザ
US09/776,510 US6593783B2 (en) 2000-02-02 2001-02-02 Compensation circuit for fractional-N frequency PLL synthesizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000024940A JP4631120B2 (ja) 2000-02-02 2000-02-02 周波数シンセサイザ、位相同期ループ周波数シンセサイザ

Publications (3)

Publication Number Publication Date
JP2001217712A JP2001217712A (ja) 2001-08-10
JP2001217712A5 JP2001217712A5 (https=) 2007-03-15
JP4631120B2 true JP4631120B2 (ja) 2011-02-16

Family

ID=18550862

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000024940A Expired - Fee Related JP4631120B2 (ja) 2000-02-02 2000-02-02 周波数シンセサイザ、位相同期ループ周波数シンセサイザ

Country Status (2)

Country Link
US (1) US6593783B2 (https=)
JP (1) JP4631120B2 (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7012984B2 (en) * 1999-07-29 2006-03-14 Tropian, Inc. PLL noise smoothing using dual-modulus interleaving
KR100519482B1 (ko) * 2002-11-30 2005-10-07 인티그런트 테크놀로지즈(주) 전압 제어 발진기의 주파수 이득 변화가 보상된 위상 고정루프 주파수 합성기
US7038507B2 (en) * 2003-11-14 2006-05-02 Teledyne Technologies Incorporated Frequency synthesizer having PLL with an analog phase detector
DE102004041656B4 (de) * 2004-08-27 2007-11-08 Infineon Technologies Ag Phasenregelkreis und Verfahren zum Abgleichen eines Schleifenfilters
JP4251640B2 (ja) * 2004-12-17 2009-04-08 インターナショナル・ビジネス・マシーンズ・コーポレーション クロック生成回路及びその方法
KR100717880B1 (ko) * 2005-05-19 2007-05-14 최중호 Sar 방식을 이용한 연속-시간 아날로그 필터의 주파수 보정 회로
DE102005023909B3 (de) * 2005-05-24 2006-10-12 Infineon Technologies Ag Digitaler Phasenregelkreis und Verfahren zur Korrektur von Störanteilen in einem Phasenregelkreis
US7663415B2 (en) * 2005-12-30 2010-02-16 Stmicroelectronics Pvt. Ltd. Phase locked loop (PLL) method and architecture
US7656236B2 (en) 2007-05-15 2010-02-02 Teledyne Wireless, Llc Noise canceling technique for frequency synthesizer
US8179045B2 (en) 2008-04-22 2012-05-15 Teledyne Wireless, Llc Slow wave structure having offset projections comprised of a metal-dielectric composite stack
US20100073096A1 (en) * 2008-09-22 2010-03-25 Texas Instruments Incorporated Micro electro-mechanical system based programmable frequency synthesizer and method of operation thereof
US8248167B2 (en) * 2010-06-28 2012-08-21 Mstar Semiconductor, Inc. VCO frequency temperature compensation system for PLLs
US9202660B2 (en) 2013-03-13 2015-12-01 Teledyne Wireless, Llc Asymmetrical slow wave structures to eliminate backward wave oscillations in wideband traveling wave tubes
US10401409B2 (en) * 2016-04-22 2019-09-03 Infineon Technologies Austria Ag Capacitance determination circuit and method for determining a capacitance
US11277140B1 (en) 2021-06-07 2022-03-15 Qualcomm Incorporated Sampling phase-locked loop
CN115549674A (zh) * 2021-06-29 2022-12-30 海能达通信股份有限公司 锁相环电路的控制方法、频率发生装置及可读存储介质

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517685A (en) * 1993-04-27 1996-05-14 Matsushita Electric Industrial Co., Ltd. PLL circuit having a multiloop, and FM receiving method and apparatus able to utilize the same
JPH09279970A (ja) 1996-04-17 1997-10-28 Bunka Shutter Co Ltd シャッターの障害物検知装置
JP3901810B2 (ja) * 1997-09-26 2007-04-04 日本テキサス・インスツルメンツ株式会社 補正回路付き周波数シンセサイザ
JP3923150B2 (ja) 1997-10-16 2007-05-30 日本テキサス・インスツルメンツ株式会社 周波数シンセサイザ
US6236275B1 (en) * 1997-10-24 2001-05-22 Ericsson Inc. Digital frequency synthesis by sequential fraction approximations
JPH11289275A (ja) * 1998-04-03 1999-10-19 Sony Corp Ｐｌｌ回路
US6137372A (en) * 1998-05-29 2000-10-24 Silicon Laboratories Inc. Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications
US6064272A (en) * 1998-07-01 2000-05-16 Conexant Systems, Inc. Phase interpolated fractional-N frequency synthesizer with on-chip tuning
US6249685B1 (en) * 1998-12-21 2001-06-19 Texas Instruments Incorporated Low power fractional pulse generation in frequency tracking multi-band fractional-N phase lock loop

Also Published As

Publication number Publication date
US6593783B2 (en) 2003-07-15
JP2001217712A (ja) 2001-08-10
US20020196060A1 (en) 2002-12-26

Similar Documents

Publication Publication Date Title
JP4631120B2 (ja) 周波数シンセサイザ、位相同期ループ周波数シンセサイザ
JP3653892B2 (ja) フラクショナルｎ周波数シンセサイザ
KR100389666B1 (ko) Ｐｌｌ 회로
US8008955B2 (en) Semiconductor device
KR100337998B1 (ko) 위상동기루프회로
CN100407575C (zh) 带有用于改善线性和最大化频率的传播延迟补偿的张弛振荡器
KR100880422B1 (ko) 분수 보상방법을 갖는 분수분주 주파수 합성기
EP4175180A1 (en) Circuitry and methods for fractional division of high-frequency clock signals
Fridi et al. A low power fully-integrated 76-81 GHz ADPLL for automotive radar applications with 150 MHz/us FMCW chirp rate and-95dBc/Hz phase noise at 1 MHz offset in FDSOI
WO2007080918A1 (ja) 位相比較回路およびそれを用いたｐｌｌ周波数シンセサイザ
JP3923150B2 (ja) 周波数シンセサイザ
US8089307B2 (en) Charge transfer in a phase-locked loop
JP4357674B2 (ja) 周波数シンセサイザ
JP2000209033A (ja) 位相同期ル―プ回路及びそれを使用した周波数変調方法
US20020118074A1 (en) Low-noise and rapid response frequency synthesizer, and corresponding frequency synthesizing method
US7471127B2 (en) Linear charge pump for fractional synthesis using an auxiliary charge pump
JP3901810B2 (ja) 補正回路付き周波数シンセサイザ
CN120263175A (zh) 用于分数-n频率合成器的电荷泵
JP2001127598A (ja) 周波数逓倍回路
EP0566274A1 (en) Frequency synthesizer using phase-locked loop
US20070133729A1 (en) Spread ratio fixing circuit and method for generating spread spectrum clock
JP3334565B2 (ja) 周波数シンセサイザ
JP2005102115A (ja) 同期発振器、ｐｌｌ回路、これを用いた発振回路及び電子機器
KR100670462B1 (ko) 분산 시간 발진기
JPH0267822A (ja) 周波数シンセサイザ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070126

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20070126

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070126

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080603

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080729

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20080729

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090707

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20090904

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090904

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20090918

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100907

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20100921

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20101019

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101101

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131126

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees